

APPENDIX A

STATISTICS FOR SAMPLE DATASETS

This appendix describes and gives statistics for several test databases that are used throughout the dissertation. Each of these database is composed of polygons (though in one case, the polygons are generated by tiling spheres). Various lighting and shading models are used.

These datasets were intended to be representative of datasets that might be displayed on a high-performance image-composition system. An effort was made to choose datasets that have varying characteristics, such as numbers, shapes, sizes, and distributions of primitives. The datasets were chosen to fulfill four requirements: 1) cover a wide spectrum of applications, including types and distributions of primitives, 2) contain large numbers of primitives—approximately the size of databases that would be real-time or interactive in the prototype system, 3) used in real applications, and 4) readily available to the author.

We wanted to include datasets representing the range of applications we could imagine for the architecture, including:

- Architectural walkthrough with radiosity.
- Flight simulation.
- Medical imaging.
- Molecular graphics.
- Computer-aided design.

Each sample database has its own section (Sections A.1 through A.6). A photograph of the dataset is presented, followed by a description, credit information, and a variety of primitive and rendering statistics. The statistics include the following information:

- **Visible triangles.** The number of triangles that could not be trivially rejected during clipping and were passed to the rasterization phase of the renderer. Note that these can be slightly different for high- and low-resolution images because the antialiasing kernel extends the screen boundaries slightly. The effect is more pronounced for low-resolution images.
- **Active pixels.** The percentage of non-background pixels.
- **Complex pixels.** The percentage of pixels where two or more surfaces (including background) were visible.
- **Triangle area.** The number of screen pixels covered by a visible triangle (after clipping to screen boundaries). The mean, standard deviation, and maximum values over all visible triangles are given.
- **Depth complexity.** The total number of triangles that completely or partially cover a pixel (whether they are visible or not). The mean, standard deviation, and maximum values over all pixels are given.

The following two statistics are mainly relevant for A-buffer rendering:

- **Visible triangles per pixel (maximum).** The total number of triangles that are visible at a pixel at any time during rasterization. The number of partially-visible triangles at a pixel can increase or decrease as partially covering or completely covering fragments are added. This statistic gives an indication of the maximum bandwidth that must be supported anywhere in the image-composition network in an A-buffer system. Again, mean, standard deviation, and maximum values over all pixels are given.

- **Visible triangles per pixel (final).** The total number of triangles that are visible at a pixel after all triangles have been rendered. This gives an indication of the bandwidth required at the root of the image-composition network in an A-buffer system. Again, mean, standard deviation, and maximum values over all pixels are given.

Each of these statistics is calculated under four conditions: for the full dataset rendered at low-resolution (640x512 pixels) and high-resolution (1280x1024 pixels) and for one partition of the dataset (we assume there are 36 renderers so one partition contains 1/36 of the primitives) at the same two screen resolutions. The statistics for a single partition give an idea of the rendering performance and bandwidth required at each renderer and at the renderer input of each compositor.

The last set of statistics applies to systems such as PixelFlow, which subdivide the screen into regions. The static load-balance ratio is a measure of the effectiveness of the database distribution method. It is the ratio of the number of on-screen primitives on the busiest renderer to the average number of on-screen primitives on any renderer. The dynamic load-balance ratio is a measure of the unevenness of the screen distribution of primitives on different renderers and is described in Section 5.4.3.

- **Static load-balance ratio (scattered).** The static load-balance ratio resulting from a scattered distribution of primitives over the 36 renderers.
- **Static load-balance ratio (clustered).** The static load-balance ratio resulting from a clustered distribution of primitives over the 36 renderers.
- **Dynamic load-balance ratio (scattered).** The dynamic load-balance ratio resulting from a scattered distribution of primitives over the 36 renderers.
- **Dynamic load-balance ratio (clustered).** The dynamic load-balance ratio resulting from a clustered distribution of primitives over the 36 renderers.
- **Bin replication factor.** The average number of times each triangle needs to be processed (caused by falling into more than one screen region). Small primitives generally fall into a single region. Large primitives or primitives that cross region boundaries fall into several regions and must be processed several times.

A.1 SPACE STATION AND SHUTTLE




Figure A.1: Image of Space Station and Shuttle database (1280x1024 resolution).

Description: Space shuttle docking with proposed NASA space station. Database contains 3,784 phong-shaded polygons (quadrilaterals and triangles).

Credits: Dataset courtesy of Don E. Eyles of the Charles Stark Draper Laboratories, Cambridge, MA.

Rendering statistics:

Parameter	Entire scene		1 partition (out of 36)	
	640x512	1280x1024	640x512	1280x1024
Visible triangles	6,566	6,549	187	187
Active pixels (percent)	46.1	44.7	3.2	2.8
Complex pixels (percent)	14.8	9.3	1.8	1.1
Triangle area (in pixels)				
mean	80.01	264.08	66.33	214.11
standard deviation	355.27	1,369.33	196.79	734.12
max	12,392	48,790	1,739	6,607
Depth complexity				
mean	2.60	2.32	1.04	1.03
standard deviation	2.45	1.97	0.22	0.19
max	27	23	5	5
Visible triangles per pixel (maximum)				
mean	1.34	1.18	1.02	1.01
standard deviation	0.85	0.55	0.17	0.12
max	18	14	5	5
Visible triangles per pixel (final)				
mean	1.26	1.13	1.02	1.01
standard deviation	0.76	0.48	0.17	0.12
max	18	14	5	5
Region statistics (160x128 regions)				
Static load-balance ratio (scattered)	1.09	1.10	–	–
Static load-balance ratio (clustered)	1.56	1.81	–	–
Dynamic load-balance ratio (scattered)	1.32	1.78	–	–
Dynamic load-balance ratio (clustered)	8.24	13.07	–	–
Bin replication factor	1.24	1.53	1.28	1.51

A.2 POLIOVIRUS




Figure A.2: Image of Poliovirus database (1280x1024 resolution).

Description: 3D space-filling model of the poliovirus molecule. Database contains 46,200 Phong-shaded spheres, rendered as 16-(triangular)-sided polyhedra.

Credits: Dataset courtesy of James Hogle, Marie Chow, and David Filman, Research Institute of Scripps Clinic.

Rendering statistics:

Parameter	Entire scene		1 partition (out of 36)	
	640x512	1280x1024	640x512	1280x1024
Visible triangles	370,158	369,819	10,288	10,281
Active pixels (percent)	76.6	76.2	22.0	18.9
Complex pixels (percent)	64.6	44.6	19.6	12.3
Triangle area (in pixels)				
mean	15.38	42.07	15.35	41.99
standard deviation	7.88	25.25	7.89	25.13
max	57	184	53	173
Depth complexity				
mean	18.38	12.86	1.48	1.33
standard deviation	14.25	9.93	1.08	0.79
max	85	66	14	12
Visible triangles per pixel (maximum)				
mean	3.41	2.35	1.34	1.17
standard deviation	1.94	1.31	0.79	0.50
max	14	12	10	8
Visible triangles per pixel (final)				
mean	2.37	1.67	1.33	1.16
standard deviation	1.48	0.94	0.78	0.49
max	14	10	10	8
Region statistics (160x128 regions)				
Static load-balance ratio (scattered)	1.01	1.02	–	–
Static load-balance ratio (clustered)	1.24	1.20	–	–
Dynamic load-balance ratio (scattered)	1.07	1.19	–	–
Dynamic load-balance ratio (clustered)	9.76	13.61	–	–
Bin replication factor	1.11	1.17	1.12	1.17

A.3 RADIOSITY LOBBY




Figure A.3: Image of Radiosity Lobby database (1280x1024 resolution).

Description: Radiosity-shaded model of Sitterson Hall lobby, home of the UNC Computer Science Department. The lobby database contains 3,954 color-interpolated polygons (mostly quadrilaterals).

Credits: Dataset courtesy of the UNC Building Walkthrough project, F. P. Brooks, Principal Investigator.

Rendering statistics:

Parameter	Entire scene		1 partition (out of 36)	
	640x512	1280x1024	640x512	1280x1024
Visible triangles	4,786	4,786	146	146
Active pixels (percent)	96.7	96.5	6.4	5.6
Complex pixels (percent)	19.8	11.7	3.5	2.0
Triangle area (in pixels)				
mean	313.67	1,117.23	181.63	591.60
standard deviation	1,491.23	5,892.04	298.13	1,090.32
max	52,247	208,381	1,804	6,690
Depth complexity				
mean	5.58	5.08	1.08	1.07
standard deviation	4.09	3.38	0.33	0.29
max	39	32	6	6
Visible triangles per pixel (maximum)				
mean	1.43	1.23	1.04	1.02
standard deviation	0.85	0.57	0.25	0.17
max	14	13	5	5
Visible triangles per pixel (final)				
mean	1.30	1.15	1.04	1.02
standard deviation	0.72	0.47	0.25	0.17
max	10	9	5	5
Region statistics (160x128 regions)				
Static load-balance ratio (scattered)	1.26	1.47	–	–
Static load-balance ratio (clustered)	1.73	2.80	–	–
Dynamic load-balance ratio (scattered)	1.50	2.12	–	–
Dynamic load-balance ratio (clustered)	8.19	11.22	–	–
Bin replication factor	1.51	2.21	1.51	2.18

A.4 HOUSE INTERIOR




Figure A.4: Image of House Interior database (1280x1024 resolution).

Description: Radiosity-shaded model of Professor F. P. Brooks' home. The house model contains 64,796 color-interpolated polygons, many of which were textured in the original model.

Credits: Dataset courtesy of the UNC Building Walkthrough project, F. P. Brooks, Principal Investigator. Special thanks to Amitabh Varshney for converting the model into PPHIGS archive format.

Rendering statistics:

Parameter	Entire scene		1 partition (out of 36)	
	640x512	1280x1024	640x512	1280x1024
Visible triangles	51,937	51,922	1,443	1,442
Active pixels (percent)	100	100	16.4	14.4
Complex pixels (percent)	21.8	12.5	8.4	4.8
Triangle area (in pixels)				
mean	44.03	146.26	45.40	151.23
standard deviation	166.57	636.24	153.87	581.92
max	10,274	40,472	2,739	10,578
Depth complexity				
mean	7.98	2.11	1.20	1.17
standard deviation	9.04	4.61	0.50	0.44
max	122	93	8	7
Visible triangles per pixel (maximum)				
mean	1.54	1.29	1.10	1.05
standard deviation	1.00	0.66	0.35	0.24
max	15	15	6	6
Visible triangles per pixel (final)				
mean	1.30	1.15	1.10	1.05
standard deviation	0.70	0.45	0.34	0.24
max	12	15	6	6
Region statistics (160x128 regions)				
Static load-balance ratio (scattered)	1.01	1.02	–	–
Static load-balance ratio (clustered)	1.56	1.48	–	–
Dynamic load-balance ratio (scattered)	1.08	1.16	–	–
Dynamic load-balance ratio (clustered)	4.95	8.09	–	–
Bin replication factor	1.19	1.25	1.18	1.25

A.5 EARTH




Figure A.5: Image of Earth database (1280x1024 resolution).

Description: Topographic database of the Earth sampled at 1-degree resolution and broken into vertex-colored triangles. Vertex colors correspond to elevation. The model consists of 4,654 triangle strips, containing 133,534 triangles.

Credits: Dataset courtesy of Jonathan Leech, University of North Carolina at Chapel Hill.

Rendering statistics:

Parameter	Entire scene		1 partition (out of 36)	
	640x512	1280x1024	640x512	1280x1024
Visible triangles	128,880	128,880	3,640	3,640
Active pixels (percent)	49.4	49.2	4.4	3.6
Complex pixels (percent)	33.7	20.6	3.9	2.6
Triangle area (in pixels)				
mean	8.92	22.94	8.83	22.69
standard deviation	8.29	26.10	8.06	25.32
max	107	351	73	234
Depth complexity				
mean	4.51	3.26	1.10	1.06
standard deviation	4.32	2.80	0.55	0.38
max	74	67	20	18
Visible triangles per pixel (maximum)				
mean	1.85	1.44	1.08	1.04
standard deviation	1.50	0.94	0.47	0.28
max	19	22	17	16
Visible triangles per pixel (final)				
mean	1.54	1.27	1.08	1.04
standard deviation	1.02	0.64	0.46	0.28
max	14	12	17	16
Region statistics (160x128 regions)				
Static load-balance ratio (scattered)	1.03	1.04	–	–
Static load-balance ratio (clustered)	1.48	1.22	–	–
Dynamic load-balance ratio (scattered)	1.15	1.33	–	–
Dynamic load-balance ratio (clustered)	4.50	7.18	–	–
Bin replication factor	1.11	1.14	1.12	1.13

A.6 PIPES



Figure A.6: Image of Pipes database (1280x1024 resolution).

Description: Procedurally generated database containing numerous pipes and fittings. Model consists of 139,032 discrete, Phong-shaded triangles.

Credits: Database courtesy of Lee Westover, Sun Microsystems Inc.

Rendering statistics:

Parameter	Entire scene		1 partition (out of 36)	
	640x512	1280x1024	640x512	1280x1024
Visible triangles	137,905	137,747	3,832	3,827
Active pixels (percent)	52.7	51.4	12.6	8.4
Complex pixels (percent)	51.5	39.9	12.6	7.8
Triangle area (in pixels)				
mean	13.48	34.28	13.04	32.68
standard deviation	21.48	57.15	20.26	52.70
max	292	766	251	704
Depth complexity				
mean	6.66	4.59	1.15	1.10
standard deviation	7.54	4.83	0.44	0.33
max	78	52	6	7
Visible triangles per pixel (maximum)				
mean	2.88	2.06	1.15	1.09
standard deviation	2.23	1.44	0.42	0.31
max	20	20	6	6
Visible triangles per pixel (final)				
mean	2.35	1.68	1.15	1.09
standard deviation	1.71	1.06	0.42	0.31
max	19	20	6	6
Region statistics (160x128 regions)				
Static load-balance ratio (scattered)	1.01	1.01	–	–
Static load-balance ratio (clustered)	1.14	1.14	–	–
Dynamic load-balance ratio (scattered)	1.06	1.12	–	–
Dynamic load-balance ratio (clustered)	11.80	22.32	–	–
Bin replication factor	1.09	1.15	1.09	1.15

APPENDIX B

COST ESTIMATES FOR THE PROTOTYPE SYSTEM

The following sections contain cost estimates for the various components of the prototype system. Most prices are based on actual costs for similar items used in Pixel-Planes 5 (prices paid in 1990–1991). Except where noted, assembly, integration, and testing costs are omitted in these cost estimates. If the machine were produced in production quantities, component costs would decrease by perhaps a factor of two, due to higher volume and cost-driven design changes. A rule of thumb described by [BISH91] is that a niche computer product's selling price is approximately 3–5 times its component cost. This means that the approximate retail cost for a commercial prototype system might range from \$435,000 to \$730,000 for a one card-cage system and \$822,000 to \$1,370,000 for a two card-cage system.

B.1 CARD-CAGE COMPONENTS

Part type	Quantity	Unit Cost	Cost
1500W switching Power Supplies	2	\$3,500.00	\$7,000.00
19" Relay rack	1	\$3,000.00	\$3,000.00
19" Custom Card Cage	1	\$3,500.00	\$3,500.00
AC power controller/distr	1	\$1,000.00	\$1,000.00
Cabling, connectors, etc	1	\$500.00	\$500.00
		Total:	\$15,000.00

B.2 RENDERER/SHADER COMPONENTS

Part type	Quantity	Unit Cost	Cost
9u 10-layer PC Board	1	\$1,500.00	\$1,500.00
PC Board assembly	1	\$500.00	\$500.00
Custom 4-rank connector	1	\$100.00	\$100.00
Bypass cap's	300	\$0.16	\$48.00
Terminators	100	\$0.40	\$40.00
Misc conn's, sockets, etc.	1	\$100.00	\$100.00
i860XR 40 MHz	1	\$600.00	\$600.00
1Mb VRAM	64	\$20.00	\$1,280.00
22V10-7 PLD (ring network)	8	\$25.00	\$200.00
72225 Fifo	2	\$110.00	\$220.00
Misc PAL's	30	\$10.00	\$300.00
Misc SSI/TTL	40	\$5.00	\$200.00
Clock Gen components	1	\$100.00	\$100.00
EMC ¹	80	\$50.00	\$4,000.00
IGC ²	1	\$1,600.00	\$1,600.00
22VP10-7 PLD (compositor)	80	\$25.00	\$2,000.00
		Total:	\$12,788.00

B.3 HOST INTERFACE COMPONENTS

Part type	Quantity	Unit Cost	Cost
9u 10-layer PC Board	1	\$1,500.00	\$1,500.00
PC Board assembly	1	\$500.00	\$500.00
Custom 4-rank connector	1	\$100.00	\$100.00
Bypass cap's	150	\$0.16	\$24.00
Terminators	50	\$0.40	\$20.00
Misc conn's, sockets, etc.	1	\$100.00	\$100.00
1Mb VRAM	80	\$20.00	\$1,600.00
22V10-7 PLD (ring network)	8	\$25.00	\$200.00
72225 Fifo	2	\$110.00	\$220.00
Misc PAL's	10	\$10.00	\$100.00
Misc SSI/TTL	30	\$5.00	\$150.00
Clock Gen components	1	\$100.00	\$100.00
Corner-Turner PGAs	10	\$300.00	\$3,000.00
22V10-7 PLD (compositor)	54	\$25.00	\$1,350.00
		Total:	\$8,964.00

¹Price quotation from Hewlett-Packard based on 2000 working PixelFlow EMCs, packaged in 100-pin quad flat-pack, 0.5M transistors, CMOS 34 process (includes mask charges). Unit price is \$41.60 for 3000 working parts.

²Estimate based on cost of Pixel-Planes 5 IGC reimplemented in HP CMOS 34 technology.

B.4 FRAME BUFFER COMPONENTS

Part type	Quantity	Unit Cost	Cost
9u 10-layer PC Board	1	\$1,500.00	\$1,500.00
PC Board assembly	1	\$500.00	\$500.00
Custom 4-rank connector	1	\$100.00	\$100.00
Bypass cap's	150	\$0.16	\$24.00
Terminators	50	\$0.40	\$20.00
Misc conn's, sockets, etc.	1	\$100.00	\$100.00
i860XR	1	\$600.00	\$600.00
1Mb DRAM	64	\$6.00	\$384.00
1Mb 3-port DRAM's	80	\$45.00	\$3,600.00
22V10-7 PLD (ring network)	8	\$25.00	\$200.00
72225 Fifo	2	\$110.00	\$220.00
Misc PAL's	30	\$10.00	\$300.00
Misc SSI/TTL	50	\$5.00	\$250.00
Clock Gen components	1	\$100.00	\$100.00
Corner-Turner PGAs	10	\$300.00	\$3,000.00
22VP10-7 PLD (compositor)	54	\$25.00	\$1,350.00
200MHz RAMDAC's	3	\$205.00	\$615.00
		Total:	\$12,863.00

B.5 TOTAL SYSTEM COST

B.5.1 One Card-Cage Configuration¹

Component	Quantity	Unit Cost	Cost
Renderers	18	\$12,788.00	\$230,184.00
Shaders	2	\$12,788.00	\$25,576.00
Host Interface	1	\$8,964.00	\$8,964.00
Frame Buffers	1	\$12,863.00	\$12,863.00
Card cage, etc	1	\$15,000.00	\$15,000.00
		Total:	\$292,587.00

B.5.2 Two Card-Cage Configuration²

Component	Quantity	Unit Cost	Cost
Renderers	36	\$12,788.00	\$460,368.00
Shaders	4	\$12,788.00	\$51,152.00
Host Interface	1	\$8,964.00	\$8,964.00
Frame Buffers	1	\$12,863.00	\$12,863.00
Card cage, etc	1	\$15,000.00	\$15,000.00
		Total:	\$548,347.00

¹Sufficient for Gouraud shading only. Impacts composition network performance because of burp transfers.

²Sufficient for Gouraud or Phong shading.

REFERENCES

- ABRA85 Abrams, G., L. Westover, and T. Whitted, "Efficient Alias-Free Rendering Using Bit-Masks and Look-Up Tables," *Computer Graphics* (Proceedings of SIGGRAPH '85), Vol. 19, No. 3, pp. 53–59.
- ACTE91 Actel Corporation, *ACT Family Field Programmable Gate Array Databook*, 955 East Arques Ave., Sunnyvale, CA 94086, 1991.
- AKEL88 Akeley, K. and T. Jermoluk, "High-Performance Polygon Rendering," *Computer Graphics* (Proceedings of SIGGRAPH '88), Vol. 22, No. 4, pp. 239–246.
- AKEL89 Akeley, K., "The Silicon Graphics 4D/240GTX Superworkstation," *IEEE Computer Graphics and Applications*, Vol. 9, No. 4, July 1989, pp. 71–83.
- APGA88 Apgar, B., B. Bersack, and A. Mammen, "A Display System for the Stellar Graphics Supercomputer Model GS1000," *Computer Graphics* (Proceedings of SIGGRAPH '88), Vol. 22, No. 4, pp. 255–262.
- BEND89 Bender, C.F., *A Concurrent Visualization System*, proposal submitted to DARPA Information Science and Technology Office by the Ohio Supercomputer Center, 1224 Kinnear Rd., Columbus, OH 43212, May 1989.
- BISH91 Bishop, G., Personal communication, 1991.
- BLAU88 Siggraph '88 Panel, "What Can We Learn by Benchmarking Graphics Systems," R. Blau, chair, *Computer Graphics* (Proceedings of SIGGRAPH '88), Vol. 22, No. 4, p. 348.
- BORD89 Borden, B.S., "Graphics Processing on a Graphics Supercomputer," *IEEE Computer Graphics and Applications*, Vol. 9, No. 4, July 1989, pp. 56–62.
- BUNK89 Bunker, M. and R. Economy, "Evolution of GE CIG Systems," *SCSD Document*, General Electric Company, Daytona Beach, FL 32015, 1989.
- CARP84 Carpenter, L., "The A-Buffer, an Antialiased Hidden Surface Method," *Computer Graphics* (Proceedings of SIGGRAPH '84), Vol. 18, No. 3, pp. 103–108.
- CHI90 Chi, V.L., "Salphasic Distribution of Clock Signals," Technical Report TR90-026 (submitted for publication), Dept. of Computer Science, UNC-Chapel Hill, 1990.
- CROW84 Crow, F.C., "Summed-Area Tables for Texture Mapping," *Computer Graphics* (Proceedings of SIGGRAPH '84), Vol. 18, No. 3, pp. 207–212.
- DEER88 Deering, M., S. Winner, B. Szediwy, C. Duffy, and N. Hunt, "The Triangle Processor and Normal Vector Shader: A VLSI System for High Performance Graphics," *Computer Graphics* (Proceedings of SIGGRAPH '88), Vol. 22, No. 4, pp. 21–30.
- DEME80 Demetrescu, S., *A VLSI-Based Real-Time Hidden-Surface Elimination Display System*, Master's Thesis, Dept. of Computer Science, California Institute of Technology, 1980.
- DEYO89 Deyo, R. and D. Ingebretson, "Notes on Real-Time Vehicle Simulation," in *Implementing and Interacting with Real-Time Microworlds*, ACM SIGGRAPH '89 course notes.

- DREB88 Drebin, R.A., L. Carpenter, and P. Hanrahan, "Volume Rendering," *Computer Graphics* (Proceedings of SIGGRAPH '88), Vol. 22, No. 4, August 1988, pp. 65–74.
- DUFF85 Duff, T., "Compositing 3D Rendered Images," *Computer Graphics* (Proceedings of SIGGRAPH '85), Vol. 19, No. 3, July 1985, pp. 41–44.
- ELLS90a Ellsworth, D.E., H. Good, and B. Tebbs, "Distributing Display Lists on a Multicomputer," *Computer Graphics* (Proceedings of the 1990 Symposium on Interactive 3D Graphics), Vol. 24, No. 2, March 1990, p.147–154.
- ELLS90b Ellsworth, D.E. and H. Good, "Pixel-Planes 5 Hierarchical Graphics System Programmer's Manual," *Pixel-Planes 5 System Documentation*, University of North Carolina at Chapel Hill, Chapel Hill, NC 27599, 1990.
- ELLS91 Ellsworth, D.E., Personal communication, 1991.
- EVAN91 Evans & Sutherland Computer Corporation, *ESIG4000 Technical Overview*, 600 Komas Drive, Salt Lake City, UT 84108.
- EYLE88 Eyles, J., J. Austin, H. Fuchs, T. Greer, and J. Poulton, "Pixel-planes 4: A Summary," *Advances in Computer Graphics Hardware II* (1987 Eurographics Workshop on Graphics Hardware), Eurographics Seminars, 1988, pp. 183-208.
- EYLE90 Eyles, J.G., "Renderer Functional Description", *Pixel-Planes 5 System Documentation*, Dept. of Computer Science, UNC-Chapel Hill, 1990.
- FOLE82 Foley, J. and A. van Dam, *Fundamentals of Interactive Computer Graphics*, Addison-Wesley, Reading, MA, 1982.
- FOLE90 Foley, J.D., A. van Dam, S.K. Feiner, and J.F. Hughes, *Computer Graphics: Principles and Practice*, Addison-Wesley, Reading, MA, 1990.
- FUCH79 Fuchs, H. and B. Johnson, prepublication draft of "An Expandable Multiprocessor Architecture for Video Graphics," *Proceedings of the 6th ACM-IEEE Symposium on Computer Architecture*, April, 1979, pp. 58–67.
- FUCH85 Fuchs, H., J. Goldfeather, J. Hultquist, S. Spach, J. Austin, F. Brooks, J. Eyles, and J. Poulton, "Fast Spheres, Shadows, Textures, Transparencies, and Image Enhancements in Pixel-planes," *Computer Graphics* (Proceedings of Siggraph '85), Vol. 19, No. 3, pp. 111–120.
- FUCH89 Fuchs, H., J. Poulton, J. Eyles, T. Greer, J. Goldfeather, D. Ellsworth, S. Molnar, G. Turk, B. Tebbs, and L. Israel, "Pixel-Planes 5: A Heterogeneous Multiprocessor Graphics System Using Processor-Enhanced Memories," *Computer Graphics* (Proceedings of SIGGRAPH '89), Vol. 23, No. 3, pp. 79–88.
- FUSS82 Fussel, D. and B. D. Rathi, "A VLSI-Oriented Architecture for Real-Time Raster Display of Shaded Polygons." *Graphics Interface '82*, 1982, pp. 373–380.
- GAZE88 Gazelle Microcircuits, Inc., *GA22VP10 Data Sheet*, 2300 Owen Street, Santa Clara, CA 95054, 1988.
- MART90 Martin, P. and H. Baeverstad, "TurboVRX: A High-Performance Graphics Workstation Architecture," Proceedings of Ausgraph '90, Melbourne, Australia, September, 1990, pp. 107–117.
- GREE89 Greer, T.H., "Ring Network," *Pixel-Planes 5 System Documentation*, Dept. of Computer Science, UNC-Chapel Hill, 1989.

- GREE91 Greer, T.H., Personal communication, 1991.
- HAEB90 Haeberli, P. and K. Akeley, "The Accumulation Buffer: Hardware Support for High-Quality Rendering," *Computer Graphics* (Proceedings of SIGGRAPH '90), Vol. 24, No. 4, pp. 309–318.
- HANR90 Hanrahan, P., "Three-Pass Affine Transforms for Volume Rendering," *Computer Graphics* (Proceedings of the San Diego Workshop on Volume Visualization), Vol. 24, No. 5, November 1990, pp. 71–78.
- INTE90a Intel Corporation, *i860 64-bit Microprocessor Data Sheet*, 3065 Bowers Ave., Santa Clara, CA, 95051, 1990.
- INTE90b Intel Corporation, *i860 64-bit Microprocessor Hardware Reference Manual*, 3065 Bowers Ave., Santa Clara, CA, 95051, 1990.
- INTE90c Intel Corporation, *i860 64-bit Microprocessor Programmer's Reference Manual Reference Manual*, 3065 Bowers Ave., Santa Clara, CA, 95051, 1990.
- INTE91 Intel Corporation, *i860 XP Microprocessor Data Book*, 3065 Bowers Ave., Santa Clara, CA, 95051, 1991.
- KEDE84 Kedem, G. and J. L. Ellis, "The Raycasting Machine," *Proceedings of the 1984 International Conference on Computer Design*, 1984, pp. 533–538.
- KEDE84 Kedem, G., Personal communication, 1991.
- KNIG88 Knight, T. and A. Krimm, "A Self-Terminating Low-Voltage Swing CMOS Output Driver," *IEEE Journal of Solid-State Circuits*, Vol. 23, No. 2, April 1988, pp. 457–464.
- KUNG88 Kung, S.Y., *VLSI Array Processors*, Prentice-Hall, Englewood Cliffs, NJ 07632, 1988.
- LERA87 Leray, P., "3D Z-Key: An Enhanced Version of Chroma-Key," *Advances in Computer Graphics Hardware II*, Eurographics Seminars, 1987.
- LEVO88 Levoy, M., "Display of Surfaces from Volume Data," *IEEE Computer Graphics and Applications*, Vol. 8, No. 3, March 1988, pp. 29–37.
- MAMM89 Mammen, A., "Transparency and Antialiasing Algorithms Implemented with the Virtual Pixel Maps Technique," *IEEE Computer Graphics and Applications*, Vol. 9, No. 4, July 1989, pp. 43–55.
- MAX90 Max, N., P. Hanrahan, and R. Crawfis, "Area and Volume Coherence for Efficient Visualization of 3D Scalar Functions," *Computer Graphics* (Proceedings of the San Diego Workshop on Volume Visualization), Vol. 24, No. 5, November 1990, pp. 27–33.
- MICR91 Micron Technology Inc., *MOS Data Book*, 2805 East Columbia Rd., Boise ID 83706, 1991.
- MOLN88 Molnar, S.E., "Combining Z-buffer Engines for Higher-Speed Rendering," *Advances in Computer Graphics Hardware III*, Eurographics Seminars, 1988, pp. 171–182.
- MOLN89 Molnar, S.E., "Graphics Processor," *Pixel-Planes 5 System Documentation*, Dept. of Computer Science, UNC-Chapel Hill, Chapel Hill, 1989.
- MOLN90 Molnar, Steven and Henry Fuchs, "Advanced Raster Graphics Architecture", Chapter 18 in *Computer Graphics: Principles and Practice* by James D. Foley, Andries van Dam, Steven K. Feiner, and John F. Hughes, Addison-Wesley, New York, 1990, pp. 855–922.

- MOLN91 Molnar, S.E., "Efficient Supersampling Antialiasing for High-Performance Architectures," Technical Report TR-91-023, Dept. of Computer Science, UNC-Chapel Hill, 1991.
- NAKA89 Nakamae, E., T. Ishizaki, T. Nishita, and S. Takita, "Compositing 3D Images with Antialiasing and Various Shading Effects," *IEEE Computer Graphics and Applications*, Vol. 9, No. 2, March 1989, pp. 21–29.
- NEUM91 Neumann, U., "Direct Volume Rendering on Multicomputers," Dissertation Proposal, Dept. of Computer Science, UNC-Chapel Hill, 1991.
- NIIM84 Niimi, H., Y. Imai, M. Murakami, S. Tomita, and H. Hagiwara, "A Parallel Processor System for Three-Dimensional Color Graphics", *Computer Graphics* (Proceedings of SIGGRAPH '84), Vol. 18, No. 3, July 1984, pp. 67–76.
- PORT84 Porter, T. and T. Duff, "Compositing Digital Images," *Computer Graphics* (Proceedings of SIGGRAPH '84), Vol. 18, No. 3, July 1984, pp. 253–259.
- POTM89 Potmesil, M. and E. Hoffert, "Pixel Machine: A Parallel Image Computer," *Computer Graphics* (Proceedings of SIGGRAPH '89), Vol. 23, No. 3, July 1989, pp. 69–78.
- POUL91 Poulton, J., Personal communication, 1991.
- ROHL91 Rohlf, J., Personal communication, 1991.
- ROSE73 Rose, A., *Vision: Human and Electronic*, Plenum Press, New York, 1973.
- SABE88 Sabella, P., "A Rendering Algorithm for Visualizing 3D Scalar Fields," *Computer Graphics* (Proceedings of SIGGRAPH '88), Vol. 22, No. 4, August 1988, pp. 51–59.
- SCHA83 Schacter, B., *Computer Image Generation*, John Wiley & Sons, Inc., New York, 1983.
- SCHN88 Schneider, B.O. and U. Claussen, "PROOF: An Architecture for Rendering in Object-Space," *Advances in Computer Graphics Hardware III*, Eurographics Seminars, 1988, pp. 121–140.
- SGI90 Silicon Graphics Computer Systems, *Vision Graphics System Architecture*, Mountain View, CA 94039-7311, February 1990.
- SHAW88 Shaw, C.D., M. Green, and J. Schaeffer, "A VLSI Architecture for Image Composition," *Advances in Computer Graphics Hardware III*, Eurographics Seminars, 1988, pp. 183–199.
- SHIR90 Shirley, P. and A. Tuchman, "A Polygonal Approximation to Direct Scalar Volume Rendering," *Computer Graphics* (Proceedings of the San Diego Workshop on Volume Visualization), Vol. 24, No. 5, November 1990, pp. 63–70.
- SPEC91 Speck, D., "The Mosaic Fast 512K Scalable CMOS DRAM," *Proceedings of the 1991 University of California at Santa Cruz Conference on Advanced Research in VLSI*, 1991, pp. 229–244.
- SPRO90 Sproull, R. F., "Parts of the Frontier are Hard to Move," *Computer Graphics* (Proceedings of the 1990 Symposium on Interactive 3D Graphics), Vol. 24, No. 2, March 1990, p.9.
- STAR89 Star Technologies, *Graphicon 2000 Technical Overview*, 1989.
- SUN91 Sun Microsystems, Inc., *VX/MVX Sun Visualization Accelerator Technical White Paper*, 2550 Garcia Ave., Mountain View, CA 94943, 1991.
- SUTH63 Sutherland, I.E., "Sketchpad: A Man-Machine Graphical Communication System," in *SJCC*, Spartan Books, Baltimore MD, 1963.

- SUTH74 Sutherland, I.E., R.F. Sproull, and R.A. Schumacker, "A Characterization of Ten Hidden-Surface Algorithms," *Computing Surveys*, Vol. 6, No. 1, March 1974, pp. 1–55.
- TERA89 Teradyne Connection Systems, Inc., "VHSICon UHD Ultra High Density Backplane Interconnection System," 44 Simon Street, Nashua, NH 03060, 1989.
- TORB87 Torborg, J. "A Parallel Processor Architecture for Graphics Arithmetic Operations." *Computer Graphics* (Proceedings of SIGGRAPH '87), Vol. 21, No. 4, pp. 197–204.
- UPSO88 Upson, C. and M. Keeler, "V-Buffer: Visible Volume Rendering," *Computer Graphics* (Proceedings of SIGGRAPH '88), Vol. 22, No. 4, August 1988, pp. 59–64.
- WATK70 Watkins, G., "A Real-Time Visible Surface Algorithm," University of Utah Computer Science Department, *UTEC-CSc-70-101*, NTIS AD-762 004, June 1970.
- WEST89 Westover, L., "Interactive Volume Rendering," Conference Proceedings, *Chapel Hill Workshop on Volume Visualization*, May 1989, pp. 9–16.
- WEIN81 Weinberg, R., "Parallel Processing Image Synthesis and Anti-Aliasing," *Computer Graphics* (Proceedings of SIGGRAPH '81), Vol. 15, No. 3, pp. 55–61.
- WILH91 Wilhelms, J. and A. van Gelder, "A Coherent Projection Approach for Direct Volume Rendering," *Computer Graphics* (Proceedings of SIGGRAPH '91), Vol. 25, No. 4, July 1991, pp. 275–284.
- WILL83 Williams, L., "Pyramidal Parametrics," *Computer Graphics* (Proceedings of SIGGRAPH '83), Vol. 17, No. 3, pp. 1–11.
- XILI91 Xilinx Inc., *The Programmable Gate Array Data Book*, 2100 Logic Drive, San Jose, CA 95124, 1991.