

September 24

- Test 1 review
- More programming
- Assignment 4 posted. Start EARLY.

9/24/2001

Comp 120 Fall 2001

1

Question 1

[10] Assume that multiply instructions take 12 cycles and account for 10% of the instructions in a typical program and that the other 90% of the instructions require an average of 4 cycles for each instruction. What percentage of time does the CPU spend doing multiplication?

$$12 * 0.1 / (12*0.1 + 4*0.9) = 25\%$$

9/24/2001

Comp 120 Fall 2001

2

Question 2

[10] Consider a byte-addressable memory and an architecture that manipulates 2-byte words. What is the maximum number of words of memory available if the architecture has addresses that are 16 bits long?

$$2^{16} \text{ bytes} / (2 \text{ bytes/word}) = 2^{15} \text{ words} = 32\text{k}$$

9/24/2001

Comp 120 Fall 2001

3

Question 3

[10] A ZIP disk holds 100 megabytes. A typical MP3 music file requires 128 kbits per second. How many minutes of music can you store on a single disk?

$$100 * 2^{20} \text{ bytes} * 2^3 \text{ bits/byte} / (2^{17} \text{ bits/sec} * 60 \text{ sec/min}) = 100 * 2^6 / 60 = 106.7 \text{ minutes}$$

9/24/2001

Comp 120 Fall 2001

4

Question 4

1 [10] How many instructions that are 16 bits long fit in 32k bytes of memory?

$$32k / 2 = 16k$$

9/24/2001

Comp 120 Fall 2001

5

Question 5

1 [10] Two machines have the same clock rate. What can you say about their performance relative to one another?

Nothing. They might have different ISA's or different CPI's.

9/24/2001

Comp 120 Fall 2001

6

Question 6

- 1 [10] A certain program executes 200 million instructions. On a 300MHz Pentium II it takes 3 seconds to run. What is the MIPS rating of the processor on this program? What is the average CPI? On a 500MHz Pentium III the program takes 1 second. What is the MIPS rating for this processor? What is the CPI?

$$\text{MIPS} = 200/3 = 66.7, \text{CPI} = 300 \times 3 / 200 = 4.5$$

$$\text{MIPS} = 200/1 = 200, \text{CPI} = 500 \times 1 / 200 = 2.5$$

9/24/2001

Comp 120 Fall 2001

7

Question 7

- [10] Consider the characteristics of two machines M1 and M2. M1 has a clock rate of 400Mhz. M2 has a clock rate of 500MHz. There are 4 classes of instructions (A-D) in the instruction set. In a set of benchmark programs, the frequency of each class of instructions is shown in the table. How many millions of instructions per second (MIPS) does each machine execute on average?

Instruction Class	Frequency	M1 CPI	M2 CPI
A	40%	2	2
B	30%	3	2
C	20%	4	3
D	10%	5	4

$$\text{M1 MIPS} = 400 / (0.4 \times 2 + 0.3 \times 3 + 0.2 \times 4 + 0.1 \times 5) = 133.3$$

$$\text{M2 MIPS} = 500 / (0.4 \times 2 + 0.3 \times 2 + 0.2 \times 3 + 0.1 \times 4) = 208.3$$

9/24/2001

Comp 120 Fall 2001

8

Question 8

1 [10] Which of the machines above is faster on average?
By what factor?

M2 is faster by a factor of 1.6

9/24/2001

Comp 120 Fall 2001

9

Question 9

[10] In a certain set of benchmark programs about every 4th instruction is a load instruction that fetches data from main memory. The time required for a load is 50ns. The CPI for all other instructions is 4. Assuming the ISA's are the same, how much faster will the benchmarks run with a 1GHz clock than with a 500MHz clock?

For 4 instructions the time is $50\text{ns} + 3 \cdot 4/R$, so the speedup is $(50\text{ns} + 24\text{ns}) / (50\text{ns} + 12\text{ns}) = 1.19$ or about 19%.

9/24/2001

Comp 120 Fall 2001

10

Question 10

1.[10] State Amdahl's Law with an equation.

$T_{\text{improved}} = (T_{\text{unaffected}} + T_{\text{affected/improvement}})$

9/24/2001

Comp 120 Fall 2001

11

Grade Distribution

10~19: 1
20~29: 0
30~39: 2
40~49: 2
50~59: 3
60~69: 4
70~79: 6
80~89: 13
90~99: 12
100: 2

READ THE BOOK!

9/24/2001

Comp 120 Fall 2001

12

So far we've learned:

- MIPS
 - loading words but addressing bytes
 - arithmetic on registers only
- | <u>Instruction</u> | <u>Meaning</u> |
|-----------------------------------|--------------------------------------|
| <code>add \$s1, \$s2, \$s3</code> | <code>\$s1 = \$s2 + \$s3</code> |
| <code>sub \$s1, \$s2, \$s3</code> | <code>\$s1 = \$s2 - \$s3</code> |
| <code>lw \$s1, 100(\$s2)</code> | <code>\$s1 = Memory[\$s2+100]</code> |
| <code>sw \$s1, 100(\$s2)</code> | <code>Memory[\$s2+100] = \$s1</code> |

9/24/2001

Comp 120 Fall 2001

13

Machine Language

- Instructions, like registers and words of data, are also 32 bits long
 - Example: `add $t0, $s1, $s2`
 - registers have numbers, `$t0=8, $s1=17, $s2=18`
- Instruction Format:

000000	10001	10010	01000	00000	100000
op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

9/24/2001

Comp 120 Fall 2001

14

Machine Language

- Consider the load-word and store-word instructions,
 - What would the regularity principle have us do?
 - New principle: **Good design demands a compromise**
- Introduce a new type of instruction format
 - I-type for data transfer instructions
 - other format was R-type for register
- Example: `lw $t0, 32($s2)`

35	18	9	32
op	rs	rt	16 bit number

- Where's the compromise?


9/24/2001

Comp 120 Fall 2001

15

Stored Program Concept

- Instructions are bits
- Programs are stored in memory
 - to be read or written just like data




- Fetch & Execute Cycle
 - Instructions are fetched and put into a special register
 - Bits in the register "control" the subsequent actions
 - Fetch the "next" instruction and continue

9/24/2001

Comp 120 Fall 2001

16

Execution Example




9/24/2001

Comp 120 Fall 2001

17

Execution Example: Fetch(200)



9/24/2001

Comp 120 Fall 2001

18

Execution Example: Execute(200)

Program Counter

204

→ 200

Memory

200	1000110100001001 0000000000000000
204	0000000100100111 0100100000100000
208	1010110100001001 0000000000001000
212	

LW \$9, 0(\$8)

ADD \$9, \$9, \$7

SW \$9, 8(\$8)

Memory

112	8
116	13
120	21
124	34
128	55
132	89

Registers

6	1234
7	23
8	120
9	21
10	316

Instruction Register

R					
I	100011	01000	01001	0000000000000000	
	35	8	9	0	

9/24/2001

Comp 120 Fall 2001

19

Execution Example: Fetch(204)

Program Counter

204

→ 204

Memory

200	1000110100001001 0000000000000000
204	0000000100100111 0100100000100000
208	1010110100001001 0000000000001000
212	

LW \$9, 0(\$8)

ADD \$9, \$9, \$7

SW \$9, 8(\$8)

Memory

112	8
116	13
120	21
124	34
128	55
132	89

Registers

6	1234
7	23
8	120
9	21
10	316

Instruction Register

R	000000	01001	00111	01001	00000	100000
	0	9	7	9	0	32
I						

9/24/2001

Comp 120 Fall 2001

20

Execution Example: Execute(204)

Program Counter

208

→

Memory

200	1000110100001001 0000000000000000	LW \$9, 0(\$8)
204	0000000100100111 0100100000100000	ADD \$9,\$9,\$7
208	1010110100001001 0000000000001000	SW \$9, 8(\$8)
212		

Memory

112	8
116	13
120	21
124	34
128	55
132	89

Registers

6	1234
7	23
8	120
9	44
10	316

Instruction Register

	000000	01001	00111	01001	00000	100000
R	0	9	7	9	0	32
I						

9/24/2001

Comp 120 Fall 2001

21

Execution Example: Fetch(208)

Program Counter

208

→

Memory

200	1000110100001001 0000000000000000	LW \$9, 0(\$8)
204	0000000100100111 0100100000100000	ADD \$9,\$9,\$7
208	1010110100001001 0000000000001000	SW \$9, 8(\$8)
212		

Memory

112	8
116	13
120	21
124	34
128	55
132	89

Registers

6	1234
7	23
8	120
9	44
10	316

Instruction Register


	000000	01001	00111	01001	00000	100000
R						
I	101011	01000	01001	0000000000001000		
	43	8	9	8		

9/24/2001

Comp 120 Fall 2001

22

Execution Example: Execute(208)



9/24/2001

Comp 120 Fall 2001

23

Control

- Decision making instructions
 - alter the control flow,
 - i.e., change the "next" instruction to be executed

- MIPS conditional branch instructions:

bne \$t0, \$t1, Label

beq \$t0, \$t1, Label

- Example: if (i==j) h = i + j;

bne \$s0, \$s1, Label

add \$s3, \$s0, \$s1

Label:

9/24/2001

Comp 120 Fall 2001

24

Control

- MIPS unconditional branch instructions:

```
j label
```

- Example:

```
if (i!=j)          beq $s4, $s5, Lab1
    h=i+j;        add $s3, $s4, $s5
else              j Lab2
    h=i-j;        Lab1: sub $s3, $s4, $s5
                  Lab2: ...
```

9/24/2001

Comp 120 Fall 2001

25

So far:

- Instruction Meaning

```
add $s1,$s2,$s3    $s1 = $s2 + $s3
sub $s1,$s2,$s3    $s1 = $s2 - $s3
lw  $s1,100($s2)   $s1 = Memory[$s2+100]
sw  $s1,100($s2)   Memory[$s2+100] = $s1
bne $s4,$s5,L      Next instr. is at Label if $s4 != $s5
beq $s4,$s5,L      Next instr. is at Label if $s4 = $s5
j Label            Next instr. is at Label
```

- Formats:

R	op	rs	rt	rd	shamt	funct
I	op	rs	rt	16 bit address		
J	op	26 bit address				

9/24/2001

Comp 120 Fall 2001

26

Control Flow

- We have: beq, bne, what about Branch-if-less-than?
- New instruction:

```
if $s1 < $s2 then
    $t0 = 1
else
    $t0 = 0
```

```
slt $t0, $s1, $s2
```
- Can use this instruction to build "blt \$s1, \$s2, Label"
 - can now build general control structures
- Note that the assembler needs a register to do this,
 - there are policy of use conventions for registers

9/24/2001

Comp 120 Fall 2001

27

Policy of Use Conventions

Name	Register number	Usage
\$zero	0	the constant value 0
\$v0-\$v1	2-3	values for results and expression evaluation
\$a0-\$a3	4-7	arguments
\$t0-\$t7	8-15	temporaries
\$s0-\$s7	16-23	saved
\$t8-\$t9	24-25	more temporaries
\$gp	28	global pointer
\$sp	29	stack pointer
\$fp	30	frame pointer
\$ra	31	return address

9/24/2001

Comp 120 Fall 2001

28