

## 28 September 2004


- Questions?
- Test Review
- Chapter 4 – Logic Gates
- Read in Chapter 4 pages 250-258, 265-274, section 4.8 through top of page 288, section 4.10

28 September 2004

Comp 120 Fall 2004

1

## Grade Distribution




Mean = 60, Min = 21, Max = 84, Standard Deviation = 17

28 September 2004

Comp 120 Fall 2004

2

## Ideal Switch




When Control == 0  
NC == IN (NC is connected to IN)  
When Control == 1  
NO == IN (NO is connected to IN)

28 September 2004

Comp 120 Fall 2004

3

## Inverter




28 September 2004

Comp 120 Fall 2004

4

## AND




28 September 2004

Comp 120 Fall 2004

5

## OR



28 September 2004

Comp 120 Fall 2004

6

## 2 Input MUX

28 September 2004
Comp 120 Fall 2004
7

## 4-input MUX

28 September 2004
Comp 120 Fall 2004
8

## 1-bit ALU for Addition

- Let's look at implementing out 1-bit adder with gates

a	b	cin	sum	cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$c_{out} = a \& b \mid a \& c_{in} \mid b \& c_{in}$$

$$sum = a \oplus b \oplus c_{in} \mid \sim a \& b \& \sim c_{in} \mid \sim a \& \sim b \& c_{in} \mid a \& b \& c_{in}$$

28 September 2004
Comp 120 Fall 2004
9

## Cout in Gates

$c_{out} = a \& b \mid a \& c_{in} \mid b \& c_{in}$

28 September 2004
Comp 120 Fall 2004
10

## Sum in Gates

$sum = a \oplus b \oplus c_{in} \mid \sim a \& b \& \sim c_{in} \mid \sim a \& \sim b \& c_{in} \mid a \& b \& c_{in}$

28 September 2004
Comp 120 Fall 2004
11


## How Fast?

What does this do?

How about this?

28 September 2004
Comp 120 Fall 2004
12

### How many gate delays for Cout?




Cout is ready 2 gate delays after the inputs are ready

28 September 2004

Comp 120 Fall 2004

13

### How many gate delays for Sum?




Sum is ready 3 gate delays after the inputs are ready

28 September 2004

Comp 120 Fall 2004

14

### How slow can you go?



Cin for ALU31 is ready 62 gate delays after the initial input was ready  
Result31 will be ready 3 gate delays later for a total of 65 gate delays

If a gate delay is 1ns what is the fastest clock rate for addition to happen in 1 cycle?

What about AND?

28 September 2004

Comp 120 Fall 2004

15