A branch instruction changes the flow of control by:

a) changing SP (stack pointer)
b) changing the PC (program counter)
c) changing an address register
d) none of the above.

In a machine with 32 registers and instructions that need 3 registers (like MIPS), how many bits of the instruction are required to specify the registers?

a) 32 bits
b) 3 bits
c) 18 bits
d) 15 bits

Which of the following cannot be EXACTLY represented by an IEEE single-precision floating-point number?

a) 0
b) 10.2
c) 10.25
d) 10.5

All of the following equations are true for the idealized numbers you studied in algebra. Mark the ones that are true for IEEE floating point numbers. Assume that all of the numbers are well within the range of largest and smallest possible numbers (that is, underflow and overflow are not a problem)

a) \( A + B = A \) if and only if \( B = 0 \)
b) \( (A + B) + C = A + (B + C) \)
c) \( A \times B = B \times A \)
d) \( A \times (B + C) = A \times B + A \times C \)

Place the following elements of the memory hierarchy in order of increasing access time by numbering them sequentially starting with 1 for the least access time.

a) L1 Cache
b) Register file
c) Network
d) Main Memory
e) L2 Cache
f) Disk

A branch instruction changes the flow of control by:

a) changing SP (stack pointer)
b) changing the PC (program counter)
c) changing an address register
d) none of the above.

In a machine with 32 registers and instructions that need 3 registers (like MIPS), how many bits of the instruction are required to specify the registers?

a) 32 bits
b) 3 bits
c) 18 bits
d) 15 bits

Which of the following cannot be EXACTLY represented by an IEEE single-precision floating-point number?

a) 0
b) 10.2
c) 10.25
d) 10.5

All of the following equations are true for the idealized numbers you studied in algebra. Mark the ones that are true for IEEE floating point numbers. Assume that all of the numbers are well within the range of largest and smallest possible numbers (that is, underflow and overflow are not a problem)

a) \( A + B = A \) if and only if \( B = 0 \)
b) \( (A + B) + C = A + (B + C) \)
c) \( A \times B = B \times A \)
d) \( A \times (B + C) = A \times B + A \times C \)

Place the following elements of the memory hierarchy in order of increasing access time by numbering them sequentially starting with 1 for the least access time.

a) L1 Cache
b) Register file
c) Network
d) Main Memory
e) L2 Cache
f) Disk
1. Fill in the following truth table:

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>A \lor B</th>
<th>(A \land B) \lor (A \land C)</th>
<th>(A \lor B) \land C</th>
<th>(A \lor B) \lor (A \land C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

2. Using 2's complement arithmetic, negate 0x1234fff. What is its value in hex?
   a) 0xdeadb000
   b) 0x1234fff
   c) 0xffff4321
   d) 0xdeadb001

3. Consider the address 0x00429234. Which cache line of a 32k byte direct-mapped cache will this address access if the cache line size is 16 bytes?
   a) 0x000000234
   b) 0x00042923
   c) 0x00000123
   d) 0x00000429

4. For the same address as in question 10 (0x00429234), assuming a virtual-memory page size of 4096 bytes, what is the virtual page number?
   - 0x00429234
   - 0x0000429
   - 0x00000234
   - 0x00000042

5. A processor with cycle time = 2 nanoseconds and CPI=1 when there are no misses has a cache-hit rate of 90% and a cache-miss penalty of 100 nanoseconds. What is the effective CPI including the misses?
   a) 1.5
   b) 6
   c) 51
   d) 4.5

6. Suppose we decrease the cycle time in above processor to 1 nanosecond with the same cache and memory system. What is the effective CPI for this system including misses?
   a) 1.5
   b) 101
   c) 11
   d) 90
12

Order the following computer configurations by decreasing performance/price ratio. That is, put number 1 by the system that gives the most performance for the dollar, 2 by the system with next best, and 3 by the system with the worst price/performance.

a) The system of question 12 @ $100.
b) The system of question 13 @ $125.
c) The system of question 12 but with a bigger cache and hit rate = 95% @ $150.

13

Machine A has CPI=1.5. Machine B has CPI=1.6. Is Machine A necessarily faster than B?

a) Yes, with the same clock rate
b) No.
c) Yes, with the same number of instructions.
d) Yes.

14

What decimal number does this eight-bit two’s complement number represent: 10110001_2?

a) 79
b) 177
c) −79
d) −177

15

How will the hit rate of a cache change if we double the processor clock rate?

a) The hit rate will go down.
b) The hit rate will stay the same.
c) The hit rate will go up.

16

If all cache misses are classified as compulsory, capacity, or conflict which misses are likely to be reduced if the program is rewritten to require less memory?

a) Compulsory
b) Capacity
c) Conflict
d) Compulsory and Capacity
e) Compulsory and Conflict
f) Capacity and Conflict

17

What is the total size of the page table assuming all the pages are in use, byte addressing, 32-bit virtual address, 4096-byte page size, 4 bits per page for flags, and 32 bit physical addresses.

a) 3 megabytes.
b) 6 megabytes.
c) 16 kilobytes.
d) 4 gigabytes
18

The function of the TLB is to
   a) speed up memory access by storing data values from memory
   b) speed up address translation by storing virtual to physical address translations
   c) speed up the processor by storing previously computed register values
   d) speed up character operations by storing translations of character strings to numbers

19

When you try to access a virtual-memory location that is paged out, the OS is likely to:
   a) Stall the processor until the page is loaded by hardware.
   b) Start the disk read to get the page into memory and allow other programs to run
   c) Terminate the program with an error message.
   d) Start the program over with more memory allocated to it.

20

How does pipelining improve processor performance?
   a) By decreasing the clock rate
   b) By decreasing the number of cycles required to complete an individual instruction
   c) By allowing different stages of multiple instructions to execute in parallel
   d) By increasing CPI

Classes to go

0