


March 01

- Chapter 4 – Logic Gates
- By Popular demand! The second exam will be **22 March**, the **SECOND Class** after Spring Break.
- Comp 120 Discussion Forum Created. Link from the class home page.
 - ID = COMP120-001
 - PASSWD =
- Don't give the password to anyone outside the class.

Ideal Switch





When Control == 0

NC == IN (NC is connected to IN)

When Control == 1


NO == IN (NO is connected to IN)

Inverter




Out = \sim In
IF (In == 0) Out = 1 ELSE Out = 0


AND




OR



2 Input MUX




4-input MUX



1-bit ALU for Addition

- Not easy to decide the “best” way to build something
 - Don't want too many inputs to a single gate
 - Don't want to have to go through too many gates
 - for our purposes, ease of comprehension is important
- Let's look at a 1-bit ALU for addition:




$$\begin{aligned} c_{out} &= a \& b \mid a \& c_{in} \mid b \& c_{in} \\ sum &= a \& \sim b \& \sim c_{in} \mid \sim a \& b \& \sim c_{in} \\ &\mid \sim a \& \sim b \& c_{in} \mid a \& b \& c_{in} \end{aligned}$$


a	b	cin	sum	cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Cout in Gates

$$c_{out} = a \& b \mid a \& c_{in} \mid b \& c_{in}$$





Sum in Gates



$$\begin{array}{l} \text{sum} = a\&\sim b\&\sim c_{in} \quad | \quad \sim a\&b\&\sim c_{in} \\ \quad \quad \quad | \quad \sim a\&\sim b\&c_{in} \quad | \quad a\&b\&c_{in} \end{array}$$


Building a 32 bit ALU




What about subtraction $(a - b)$?

- Two's complement approach: just negate b and add.
- How do we negate?

- A very clever solution:




Test for equality




How Fast?


What does this do?



How about this?




How many gate delays for Cout?




Cout is ready 2 gate delays after the inputs are ready

How many gate delays for Sum?



Sum is ready 3 gate delays after the inputs are ready

How slow can you go?



Cin for ALU31 is ready 62 gate delays after the initial input was ready

Result31 will be ready 3 gate delays later for a total of 65 gate delays

If a gate delay is 1ns what is the fastest clock rate for addition to happen in 1 cycle?

What about AND?

Conclusion

- We can build an ALU to support the MIPS instruction set
 - key idea: use multiplexor to select the output we want
 - we can efficiently perform subtraction using two's complement
 - we can replicate a 1-bit ALU to produce a 32-bit ALU
- Important points about hardware
 - all of the gates are always working
 - the speed of a gate is affected by the number of inputs to the gate
 - the speed of a circuit is affected by the number of gates in series (on the “critical path” or the “deepest level of logic”)
- Our primary focus: comprehension, however,
 - Clever changes to organization can improve performance (similar to using better algorithms in software)