Quiz 1 Warm Up

- Format
 - Multiple choice
 - 25-30 questions
 - Open Book
 - Open Notes
 - No computers
 - No calculators



In a certain state automotive tags are assigned a unique ID composed of eight characters as follows: the first three characters are letters (A-Z), followed by a dash (-), and 4 decimal digits (0-9).

- Q1) How many bits of information are in a tag as described above?
 - (A) 8×8
 - (B) $\log_2(26^3 \ 10^4)$
 - (C) $3 \times 5 + 1 + 4 \times 4$
 - (D) $\log_2(256^8 / (26^3 \ 10^4))$
 - (E) none of the above

Q2) If you are told that the numeric part of the tag's ID (from the first question) is a palindrome (the same number forwards as backwards), how many bits of information are you given?

(A) 0
(B) 2 × 4
(C) log₂(26³ 10²)
(D) log₂((26³ 10⁴)/ (26³ 10²))
(E) none of the above

Q3) What hexadecimal number is equivalent to -33 in an 8-bit 2's complement representation?

(A) 0x21
(B) 0xA1
(C) 0xDE
(D) 0xDF
(E) none of the above

Q4) What is the most negative number representable in a 12-bit 2's complement binary number?

(A) -1024
(B) -2047
(C) -2048
(D) -4095
(E) -4096

There are 3 basic instruction formats in the MIPS instruction set architecture. They are:

R-type:	op	IS	rt	rd	shamt	funct
I-type:	op	IS	rt	16-bit constant		
J-type:	op	26-bit constant				

- Q5) What aspect of the instruction's machine language encoding distinguishes between these different formats?
 - (A) The presence or absence of an appropriately sized constant field in the instruction
 - (B) The number of register fields in the instruction
 - (C) The value of the opcode field
 - (D) Either appending an "i" to the end of a normal instruction or beginning the instruction with a "j"
 - (E) None of the above

Q6) Which of the following statements best describes the use of the rt field by the MIPs sw instruction.

- (A) The contents of the rt register are added to the signed 16-bit constant and used as a memory address
- (B) The contents of the rt register are added to 4 times the signed 16-bit immediate field and used as a memory address
- (C) The contents of rt are stored into memory
- (D) The contents of the memory location with the address pointed to by rt are stored in memory
- (E) The 5-bit value encoded in the rt field is stored in memory

Consider the following 5 MIPS instructions:

A:	lui	\$t1,4096
B:	la	\$t0,4096(\$t1)
C:	lw	\$t0,4096(\$t1)
D:	addi	\$t0,\$t1,4096
E:	SW	\$t0,4096(\$t0)

- Q7) When executed in sequence, at what memory address (in hexadecimal) will the contents of \$t0 be stored by the instruction labeled E?
 - (A) 0x00001000
 - (B) 0x10001000
 - (C) 0x10002000
 - (D) 0x40964096
 - (E) The address cannot be determined from the instruction sequence alone

Consider the following 5 MIPS instructions:

A:	lui	\$t1,4096
B:	la	\$t0,4096(\$t1)
C:	lw	\$t0,4096(\$t1)
D:	addi	\$t0,\$t1,4096
E:	SW	\$t0,4096(\$t0)

Q8) Which two instructions perform identical operations?

- (A) Instructions labeled A and D
- (B) Instructions labeled B and C
- (C) Instructions labeled B and D
- (D) Instructions labeled B, C, and D
- (E) No two instructions are the same

Consider the following 5 MIPS instructions:

lui	\$t1,4096
la	\$t0,4096(\$t1)
lw	\$t0,4096(\$t1)
addi	\$t0,\$t1,4096
SW	\$t0,4096(\$t0)
	lui la lw addi sw

- Q9) Which maximal set of instructions could be removed from the given sequence and have no effect on the results of the instruction labeled E?
 - (A) The instructions labeled A and B
 - (B) The instructions labeled B and C
 - (C) The instructions labeled B, C, and D
 - (D) The instructions labeled A, B, C, and D
 - (E) None can be removed.

Consider the following "C" language code fragment:		(B)	lw beq sw	\$t0,a \$t0,\$0,L1 \$0,a	
	if (a ==) a = } else {	0) { = 1;	L1: L2:	b addi sw	L2 \$t0,\$0,1 \$t0,a
	a = }	= 0;	(C)	lw	\$t0,a
Q10) Which of the following MIPS instruction sequences performs the same operation as the given code		of the following MIPS on sequences performs the eration as the given code		sltiu sw	\$t0,\$t0,1 \$t0,a
	fragment?		(D)	lw addi	\$t0,a \$t1,\$0,1
(A)	lw bne addi b	\$t0,a \$t0,\$0,L1 \$t0,\$0,1 L2	L1:	beq addi sw	\$t0,\$0,L1 \$t1,\$0,0 \$t1,a
L1: L2:	add sw	\$t0,\$0,\$0 \$t0,a	(E)	All of the above	