






٠	Implement locks using read-modify-write instructions
	As an atomic and isolated action
	 read a memory location into a register, AND
	write a new value to the location
	Implementing RMW is tricky in multi-processors
	 Requires cache coherence hardware. Caches snoop the memory bus.
•	Examples:
	 Test&set instructions (most architectures)
	 Reads a value from memory
	 Write "1" back to memory location
	Compare & swap (a.k.a. cmpxchg on x86)
	 Test the value against some constant
	 If the test returns true, set value in memory to different value
	 Report the result of the test in a flag
	if [addr] == r1 then [addr] = r2;
	Double Compare & Swap (68000)
	Variant: if [addr1] == r1 then [addr2] = r2
	 Exchange, locked increment, locked decrement (x86)
	Load linked/store conditional (PowerPC,Alpha, MIPS)























Implementing Locks: Summary

- Locks are higher-level programming abstraction
 Mutual exclusion can be implemented using locks
- Lock implementation generally requires some level of hardware support
 - Details of hardware support affects efficiency of locking
- Locks can busy-wait, and busy-waiting cheaply is important

> Soon come primitives that block rather than busy-wait

Best Practices for Lock Programming (So Far...)

- When you enter a critical region, check what may have changed while you were spinning
 > Did Jill get milk while I was waiting on the lock?
- Always unlock any locks you acquire

