2. [10] Consider a byte-addressable memory and an architecture that manipulates 4-byte words. What is the maximum number of words of memory available if the architecture has 13 bit addresses?

\[
2^{13} \text{ bytes} / (2^2 \text{ bytes/word}) = 2^{11} \text{ words} = 2048
\]
3. [5] How many bits are in a megabyte?

\[ 2^{20} \text{ bytes/megabyte} \times 2^3 \text{ bits/byte} = 2^{23} \text{ bits/megabyte} \]
\[ = 8 \text{ megabits} = 8,388,608 \]

4. [3] How many MIPS instructions fit in 32k bytes of memory?

\[ 32 = 2^5 \]
\[ k = 2^{10} \]
\[ 32k = 2^5 \times 2^{10} = 2^{15} \]
MIPS instructions are 4 bytes = 2^2

\[ 2^{15} / 2^2 = 2^{13} \text{ instructions} = 8k = 8192 \]
5. [12] Give as many different formulas as you can for execution time using the following variables. Each equation should be minimal; that is, it should not contain any variable that is not needed. CPI, R=clock rate, T=cycle time, M=MIPS, I=number of instructions in program, C=number of cycles in program.

\[
\begin{align*}
(CPI \times I \times T) \\
(CPI \times I / R) \\
(I / (M \times 10^6)) \\
(C \times T) \\
(C / R) \\
(C / (CPI \times M \times 10^6))
\end{align*}
\]

6. [10] Consider the characteristics of two machines M1 and M2. M1 has a clock rate of 500Mhz. M2 has a clock rate of 600MHz. There are 4 classes of instructions (A-D) in the instruction set. In a set of benchmark programs, the frequency of each class of instructions is shown in the table.

<table>
<thead>
<tr>
<th>Instruction Class</th>
<th>Frequency</th>
<th>M1 CPI</th>
<th>M2 CPI</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>40%</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>B</td>
<td>25%</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>C</td>
<td>25%</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>D</td>
<td>10%</td>
<td>5</td>
<td>4</td>
</tr>
</tbody>
</table>

What is the average CPI for each machine?

\[
\begin{align*}
M1 &= 0.4\times2 + 0.25\times3 + 0.25\times3 + 0.1\times5 = 2.8 \\
M2 &= 0.4\times2 + 0.25\times2 + 0.25\times3 + 0.1\times4 = 2.45
\end{align*}
\]
7. [10] How much faster is M2 than M1?

\[
\frac{2.8}{500} / \frac{2.45}{600} = 1.37
\]

37% faster.

8. [5] What is the cycle time of each machine?

M1 = \( \frac{1}{500\text{MHz}} = 2\text{ns} = 2\times10^{-9}\text{ s} \)

M2 = \( \frac{1}{600\text{MHz}} = 1.67\text{ ns} = 1.67 \times 10^{-9}\text{ s} \)
9. [10] If we make a low power version of M2 with a lower clock rate, what clock rate will we need to match the performance of M1?

\[
\frac{2.8}{500} = \frac{2.45}{X}
\]

\[X = 437.5\text{MHz}\]

10. [15] You are going to enhance a machine, and there are two possible improvements: either make multiply instructions run 4 times faster than before, or make memory access instructions run 2 times faster than before. You repeatedly run a program that takes 100 seconds to execute. Of this time, 20% is used for multiplication, 50% for memory access instructions, and 30% for other tasks. What will be the speedup if you improve only multiplication? What will be the speedup if you improve only memory access? What will be the speedup if both improvements are made?

Speedup if we improve only multiplication = \[\frac{100}{(30 + 50 + 20/4)} = \frac{100}{85} = 1.18\]

Speedup if we only improve memory access = \[\frac{100}{(30 + 50/2 + 20)} = \frac{100}{75} = 1.33\]

Speedup if both improvements are made = \[\frac{100}{(30 + 50/2 + 20/4)} = \frac{100}{60} = 1.67\]
12. [3] How many bytes of memory are used by an array of 1000 pointers on the MIPS architecture?

1000 pointers * 32 bits/address / 8 bits/byte = 4000 bytes
SPIM Demonstration

Chapter 3

Programming the Machine
Instructions:

- Language of the Machine
- More primitive than higher level languages
e.g., no sophisticated control flow
- Very restrictive
e.g., MIPS Arithmetic Instructions

- We’ll be working with the MIPS instruction set architecture
  – similar to other architectures developed since the 1980’s
  – used by NEC, Nintendo, Silicon Graphics, Sony

*Design goals: maximize performance and minimize cost, reduce design time*

MIPS arithmetic

- All instructions have 3 operands
- Operand order is fixed (destination first)

Example:

C code: \[ A = B + C \]

MIPS code: `add $s0, $s1, $s2`

(associated with variables by compiler)
MIPS arithmetic

- Design Principle: simplicity favors regularity. Why?
- Of course this complicates some things...

  C code:
  \[ A = B + C + D; \]
  \[ E = F - A; \]

  MIPS code:
  \[ \text{add } \$t0, \$s1, \$s2 \]
  \[ \text{add } \$s0, \$t0, \$s3 \]
  \[ \text{sub } \$s4, \$s5, \$s0 \]

- Operands must be registers, only 32 registers provided
- Design Principle: smaller is faster. Why?

Registers vs. Memory

- Arithmetic instructions operands must be registers, — only 32 registers provided
- Compiler associates variables with registers
- What about programs with lots of variables?
Memory Organization

- Viewed as a large, single-dimension array, with an address.
- A memory address is an index into the array
- “Byte addressing” means that the index points to a byte of memory.

```c
char memory[256*1024*1024];
```

Memory Organization

- Bytes are nice, but most data items use larger "words"
- For MIPS, a word is 32 bits or 4 bytes.

```
32 bits of data
32 bits of data
32 bits of data
32 bits of data
```

- $2^{32}$ bytes with byte addresses from 0 to $2^{32}-1$
- $2^{30}$ words with byte addresses 0, 4, 8, ... $2^{30}-4$
- Words are aligned
  i.e., what are the least 2 significant bits of a word address?

Registers hold 32 bits of data
Endians?

• What order are the bytes inside the word?
• Is byte 0 the high-order bits of word 0?
• Or is it the low order bits?

• “Big Endian” byte 0 is high-order bits [0 1 2 3]
  – Macintosh, SPARC
• “Little Endian” byte 0 is low-order bits [3 2 1 0]
  – Intel, DECStation

When would I care?

Instructions

• Load and store instructions
• Example:


  MIPS code: lw $t0, 32($s3)
              add $t0, $s2, $t0
              sw $t0, 32($s3)

• Store word has destination last
• Remember arithmetic operands are registers, not memory!
So far we’ve learned:

- **MIPS**
  - loading words but addressing bytes
  - arithmetic on registers only

- **Instruction**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>add $s1, $s2, $s3</td>
<td>$s1 = $s2 + $s3</td>
</tr>
<tr>
<td>sub $s1, $s2, $s3</td>
<td>$s1 = $s2 − $s3</td>
</tr>
<tr>
<td>lw $s1, 100($s2)</td>
<td>$s1 = Memory[$s2+100]</td>
</tr>
<tr>
<td>sw $s1, 100($s2)</td>
<td>Memory[$s2+100] = $s1</td>
</tr>
</tbody>
</table>

- Instructions, like registers and words of data, are also 32 bits long
  - Example: add $t0, $s1, $s2
  - registers have numbers, $t0=8, $s1=17, $s2=18

- **Instruction Format:**

<p>| | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>000000</td>
<td>10001</td>
<td>10010</td>
<td>01000</td>
<td>00000 10000</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>op</th>
<th>rs</th>
<th>rt</th>
<th>rd</th>
<th>shamt</th>
<th>funct</th>
</tr>
</thead>
<tbody>
<tr>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>6 bits</td>
</tr>
</tbody>
</table>

Machine Language
Machine Language

• Consider the load-word and store-word instructions,
  – What would the regularity principle have us do?
  – New principle: **Good design demands a compromise**
• Introduce a new type of instruction format
  – I-type for data transfer instructions
  – other format was R-type for register
• Example: `lw $t0, 32($s2)`

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>35</td>
<td>18</td>
<td>9</td>
<td>32</td>
</tr>
</tbody>
</table>

| op | rs | rt | 16 bit number |

• Where's the compromise?

---

Stored Program Concept

• Instructions are bits
• Programs are stored in memory
  — to be read or written just like data

```
Processor                      Memory
                 \---/ memory for data, programs, compilers, editors, etc.
```

• Fetch & Execute Cycle
  – Instructions are fetched and put into a special register
  – Bits in the register "control" the subsequent actions
  – Fetch the "next" instruction and continue