


# Identifying Security Critical Properties for the Dynamic Verification of a Processor


**Rui Zhang**, Natalie Stanley, Christopher Griggs,  
Andrew Chi, Cynthia Sturton

04-12-2017, ASLOS  
XI'AN CHINA

# Processor Bugs can Create Security Vulnerabilities




# Dynamic Verification for Security



# Research Question


**How to find the security properties  
we should protect for a processor?**

# The State of the Art: Human Expertise and Judgment




# Vulnerability Example: DoS Attack

## Normal



$$\text{EPCR} = \text{PC} + 4$$


## Syscall in Delay Slot



$$\text{EPCR} = \text{PC}$$


# Vulnerability Example: DoS Attack

## Normal



$$\text{EPCR} = \text{PC} + 4$$

## Syscall in Delay Slot



$$\text{EPCR} = \text{PC}$$

# Observation

## **Observation:**



- Security-critical bugs are vulnerabilities precisely because they violate some underlying security property

## **Goal:**


- Identify security properties for a processor




# Our Approach



# Our Approach




# SCIFinder Tool Chain




Workflow of SCIFinder

# SCIFinder Tool Chain




**Workflow of SCIFinder**

# SCIFinder Tool Chain




**Workflow of SCIFinder**

# SCIFinder Tool Chain




**Workflow of SCIFinder**

# SCIFinder Tool Chain




**Workflow of SCIFinder**

# Invariant Generation





# Invariant Generation





## Invariant Format:

- $I \doteq \text{risingEdge}(\text{INSN}) \rightarrow \text{EXPR}$

## Invariant Example:

- $I \doteq \text{risingEdge}(\text{l.rfe}) \rightarrow \text{SR} = \text{orig}(\text{ESR0})$


# Manually Classifying Bugs



## Sources:


- Processors' bug tracker or Bugzilla sites
- Developers' mail archives
- Commits to the source repository
- Comments in the source code
- Published list of errata

# Security-Critical Invariant Identification





## Key Observation:


- Security-critical bugs are vulnerabilities precisely because they violate some underlying security property




# Security-Critical Invariant Inference



Initial SCI



Invariants



Final SCI

## The constructed model can:

- Predict whether a given invariant is likely an SCI
- Help hardware designers understand which features are critical to security

# Evaluation Methodology

## **Gather Real-world Security Vulnerabilities:**

- Reproduce 17 security-critical bugs from open source processors
- Write attack programs that exploit the vulnerabilities

## **Generate Security-Critical Properties:**

- Run normal programs and attack programs on affected processors
- Record execution traces
- Use SCIFinder to generate SCI

## **Compare with Prior Work:**

- Collect 22 manually written security-critical properties from prior work
- Compare SCI generated by SCIFinder with manually written ones
- Add assertions to detect unknown bugs

# Main Results

Security Properties

**22**

Manually Intensive

SCI Finder

**19** + **3** ← New

Semi-automatic

Manual Efforts: classifying bugs,  
validating the reported SCI

# Results: Comparison to State-of-the-Art

No.	Security Property Description	Found?
-----	-------------------------------	--------

p1	Execution privilege matches page privilege	✓
p2	SPR equals GPR in register move instruction	b12
p3	Updates to exception registers make sense	b4 b9 b15
p4	Destination matches the target	✓
p5	Memory value in equals register value out	b14
p6	Register value in equals memory value out	b16 b17
p7	Memory address equals effective address	✓
p8	Privilege escalates correctly	✓
p9	Privilege deescalates correctly	✓
p10	Jumps update the PC correctly	x
p11	Jumps update the LR correctly	b13
p12	Instruction is in a valid format	b11
p13	Continuous Control Flow	b5
p14	Exception return updates state correctly	b1 b5
p15	Register change implies that it is the instruction target	✓
p16	SR is not written to a GPR in user mode	x
p17	Interrupt implies handled	b8
p18	Instruction unchanged in pipeline	--
p19	SPR modified only in supervisor mode	✓
p20	Enter supervisor mode is on reset or exception	✓
p21	Exception handling implies exception mechanism activated	b8
p22	Unspecified custom instructions are not allowed	x
p23	Exception handler accessed only during exception, in supervisor mode, or on reset	b8
p24	Page fault generated if MMU detects an access control violation	--
p25	UART output changes on a write command from CPU	--
p26	Only transmit command or initialization change Ethernet data output	--
p27	Debug Unit's value and control registers only accessible from supervisor mode	--

**Properties  
from SPECS**

[H.S.K. ASPLOS 2015]

**Properties from  
Security-Checker**

[B.H.I. HOST 2011]

# Results: Comparison to State-of-the-Art

No.	Security Property Description	Found?
p1	Execution privilege matches page privilege	✓
p2	SPR equals GPR in register move instruction	b12
p3	Updates to exception registers make sense	b4 b9 b15
p4	Destination matches the target	✓
p5	Memory value in equals register value out	b14
p6	Register value in equals memory value out	b16 b17
p7	Memory address equals effective address	✓
p8	Privilege escalates correctly	✓
p9	Privilege deescalates correctly	✓
p10	Jumps update the PC correctly	✗
p11	Jumps update the LR correctly	b13
p12	Instruction is in a valid format	b11
p13	Continuous Control Flow	b5
p14	Exception return updates state correctly	b1 b5
p15	Register change implies that it is the instruction target	✓
p16	SR is not written to a GPR in user mode	✗
p17	Interrupt implies handled	b8
p18	Instruction unchanged in pipeline	--
p19	SPR modified only in supervisor mode	✓
p20	Enter supervisor mode is on reset or exception	✓
p21	Exception handling implies exception mechanism activated	b8
p22	Unspecified custom instructions are not allowed	✗
p23	Exception handler accessed only during exception, in supervisor mode, or on reset	b8
p24	Page fault generated if MMU detects an access control violation	--
<b>p25</b>	<b>UART output changes on a write command from CPU</b>	--
<b>p26</b>	<b>Only transmit command or initialization change Ethernet data output</b>	--
<b>p27</b>	<b>Debug Unit's value and control registers only accessible from supervisor mode</b>	--

**Properties Outside  
of Processor Core**



# Results: Comparison to State-of-the-Art

No.	Security Property Description	Found?
p1	Execution privilege matches page privilege	✓
p2	SPR equals GPR in register move instruction	b12
p3	Updates to exception registers make sense	b4 b9 b15
p4	Destination matches the target	✓
p5	Memory value in equals register value out	b14
p6	Register value in equals memory value out	b16 b17
p7	Memory address equals effective address	✓
p8	Privilege escalates correctly	✓
p9	Privilege deescalates correctly	✓
p10	Jumps update the PC correctly	✗
p11	Jumps update the LR correctly	b13
p12	Instruction is in a valid format	b11
p13	Continuous Control Flow	b5
p14	Exception return updates state correctly	b1 b5
p15	Register change implies that it is the instruction target	✓
p16	SR is not written to a GPR in user mode	✗
p17	Interrupt implies handled	b8
<b>p18</b>	<b>Instruction unchanged in pipeline</b>	--
p19	SPR modified only in supervisor mode	✓
p20	Enter supervisor mode is on reset or exception	✓
p21	Exception handling implies exception mechanism activated	b8
p22	Unspecified custom instructions are not allowed	✗
p23	Exception handler accessed only during exception, in supervisor mode, or on reset	b8
<b>p24</b>	<b>Page fault generated if MMU detects an access control violation</b>	--
p25	UART output changes on a write command from CPU	--
p26	Only transmit command or initialization change Ethernet data output	--
p27	Debug Unit's value and control registers only accessible from supervisor mode	--

**Properties Needing  
Micro-architectural  
States**

# Results: Comparison to State-of-the-Art

No.	Security Property Description	Found?
p1	Execution privilege matches page privilege	✓
<b>p2</b>	<b>SPR equals GPR in register move instruction</b>	<b>b12</b>
<b>p3</b>	<b>Updates to exception registers make sense</b>	<b>b4 b9 b15</b>
p4	Destination matches the target	✓
<b>p5</b>	<b>Memory value in equals register value out</b>	<b>b14</b>
<b>p6</b>	<b>Register value in equals memory value out</b>	<b>b16 b17</b>
p7	Memory address equals effective address	✓
p8	Privilege escalates correctly	✓
p9	Privilege deescalates correctly	✓
p10	Jumps update the PC correctly	X
<b>p11</b>	<b>Jumps update the LR correctly</b>	<b>b13</b>
<b>p12</b>	<b>Instruction is in a valid format</b>	<b>b11</b>
<b>p13</b>	<b>Continuous Control Flow</b>	<b>b5</b>
<b>p14</b>	<b>Exception return updates state correctly</b>	<b>b1 b5</b>
p15	Register change implies that it is the instruction target	✓
p16	SR is not written to a GPR in user mode	X
<b>p17</b>	<b>Interrupt implies handled</b>	<b>b8</b>
p18	Instruction unchanged in pipeline	--
p19	SPR modified only in supervisor mode	✓
p20	Enter supervisor mode is on reset or exception	✓
<b>p21</b>	<b>Exception handling implies exception mechanism activated</b>	<b>b8</b>
p22	Unspecified custom instructions are not allowed	X
<b>p23</b>	<b>Exception handler accessed only during exception, in supervisor mode, or on</b>	<b>b8</b>
p24	Page fault generated if MMU detects an access control violation	--
p25	UART output changes on a write command from CPU	--
p26	Only transmit command or initialization change Ethernet data output	--
p27	Debug Unit's value and control registers only accessible from supervisor mode	--

**Properties Found in the Identification Step**

# Results: Comparison to State-of-the-Art

No.	Security Property Description	Found?
p1	Execution privilege matches page privilege	✓
<b>p2</b>	<b>SPR equals GPR in register move instruction</b>	<b>b12</b>
<b>p3</b>	<b>Updates to exception registers make sense</b>	<b>b4 b9 b15</b> 
p4	Destination matches the target	✓
<b>p5</b>	<b>Memory value in equals register value out</b>	<b>b14</b>
<b>p6</b>	<b>Register value in equals memory value out</b>	<b>b16 b17</b>
p7	Memory address equals effective address	✓
p8	Privilege escalates correctly	✓
p9	Privilege deescalates correctly	✓
p10	Jumps update the PC correctly	✗
<b>p11</b>	<b>Jumps update the LR correctly</b>	<b>b13</b>
<b>p12</b>	<b>Instruction is in a valid format</b>	<b>b11</b>
<b>p13</b>	<b>Continuous Control Flow</b>	<b>b5</b>
<b>p14</b>	<b>Exception return updates state correctly</b>	<b>b1 b5</b>
p15	Register change implies that it is the instruction target	✓
p16	SR is not written to a GPR in user mode	✗
<b>p17</b>	<b>Interrupt implies handled</b>	<b>b8</b>
p18	Instruction unchanged in pipeline	--
p19	SPR modified only in supervisor mode	✓
p20	Enter supervisor mode is on reset or exception	✓
<b>p21</b>	<b>Exception handling implies exception mechanism activated</b>	<b>b8</b>
p22	Unspecified custom instructions are not allowed	✗
<b>p23</b>	<b>Exception handler accessed only during exception, in supervisor mode, or on</b>	<b>b8</b>
p24	Page fault generated if MMU detects an access control violation	--
p25	UART output changes on a write command from CPU	--
p26	Only transmit command or initialization change Ethernet data output	--
p27	Debug Unit's value and control registers only accessible from supervisor mode	--

One property can be identified from different bugs

# Results: Comparison to State-of-the-Art

No.	Security Property Description	Found?
p1	Execution privilege matches page privilege	✓
<b>p2</b>	<b>SPR equals GPR in register move instruction</b>	<b>b12</b>
<b>p3</b>	<b>Updates to exception registers make sense</b>	<b>b4 b9 b15</b>
p4	Destination matches the target	✓
<b>p5</b>	<b>Memory value in equals register value out</b>	<b>b14</b>
<b>p6</b>	<b>Register value in equals memory value out</b>	<b>b16 b17</b>
p7	Memory address equals effective address	✓
p8	Privilege escalates correctly	✓
p9	Privilege deescalates correctly	✓
p10	Jumps update the PC correctly	✗
<b>p11</b>	<b>Jumps update the LR correctly</b>	<b>b13</b>
<b>p12</b>	<b>Instruction is in a valid format</b>	<b>b11</b>
<b>p13</b>	<b>Continuous Control Flow</b>	<b>b5</b>
<b>p14</b>	<b>Exception return updates state correctly</b>	<b>b1 b5</b>
p15	Register change implies that it is the instruction target	✓
p16	SR is not written to a GPR in user mode	✗
<b>p17</b>	<b>Interrupt implies handled</b>	<b>b8</b>
p18	Instruction unchanged in pipeline	--
p19	SPR modified only in supervisor mode	✓
p20	Enter supervisor mode is on reset or exception	✓
<b>p21</b>	<b>Exception handling implies exception mechanism activated</b>	<b>b8</b>
p22	Unspecified custom instructions are not allowed	✗
<b>p23</b>	<b>Exception handler accessed only during exception, in supervisor mode, or on</b>	<b>b8</b>
p24	Page fault generated if MMU detects an access control violation	--
p25	UART output changes on a write command from CPU	--
p26	Only transmit command or initialization change Ethernet data output	--
p27	Debug Unit's value and control registers only accessible from supervisor mode	--



One property can be identified from different bugs

Different properties can be identified from the same bug





# Results: Comparison to State-of-the-Art

No.	Security Property Description	Found?
p1	Execution privilege matches page privilege	✓
<b>p2</b>	<b>SPR equals GPR in register move instruction</b>	<b>b12</b>
<b>p3</b>	<b>Updates to exception registers make sense</b>	<b>b4 b9 b15</b>
p4	Destination matches the target	✓
<b>p5</b>	<b>Memory value in equals register value out</b>	<b>b14</b>
<b>p6</b>	<b>Register value in equals memory value out</b>	<b>b16 b17</b>
p7	Memory address equals effective address	✓
p8	Privilege escalates correctly	✓
p9	Privilege deescalates correctly	✓
p10	Jumps update the PC correctly	✗
<b>p11</b>	<b>Jumps update the LR correctly</b>	<b>b13</b>
<b>p12</b>	<b>Instruction is in a valid format</b>	<b>b11</b>
<b>p13</b>	<b>Continuous Control Flow</b>	<b>b5</b>
<b>p14</b>	<b>Exception return updates state correctly</b>	<b>b1 b5</b>
p15	Register change implies that it is the instruction target	✓
p16	SR is not written to a GPR in user mode	✗
<b>p17</b>	<b>Interrupt implies handled</b>	<b>b8</b> 
p18	Instruction unchanged in pipeline	--
p19	SPR modified only in supervisor mode	✓
p20	Enter supervisor mode is on reset or exception	✓
<b>p21</b>	<b>Exception handling implies exception mechanism activated</b>	<b>b8</b> 
p22	Unspecified custom instructions are not allowed	✗
<b>p23</b>	<b>Exception handler accessed only during exception, in supervisor mode, or on</b>	<b>b8</b> 
p24	Page fault generated if MMU detects an access control violation	--
p25	UART output changes on a write command from CPU	--
p26	Only transmit command or initialization change Ethernet data output	--
p27	Debug Unit's value and control registers only accessible from supervisor mode	--

One property can be identified from different bugs

Different properties can be identified from the same bug

A single SCI can concisely represent multiple manually written properties

# Results: Comparison to State-of-the-Art

No.	Security Property Description	Found?
<b>p1</b>	<b>Execution privilege matches page privilege</b>	✓
p2	SPR equals GPR in register move instruction	b12
p3	Updates to exception registers make sense	b4 b9 b15
<b>p4</b>	<b>Destination matches the target</b>	✓
p5	Memory value in equals register value out	b14
p6	Register value in equals memory value out	b16 b17
<b>p7</b>	<b>Memory address equals effective address</b>	✓
<b>p8</b>	<b>Privilege escalates correctly</b>	✓
<b>p9</b>	<b>Privilege deescalates correctly</b>	✓
p10	Jumps update the PC correctly	X
p11	Jumps update the LR correctly	b13
p12	Instruction is in a valid format	b11
p13	Continuous Control Flow	b5
p14	Exception return updates state correctly	b1 b5
<b>p15</b>	<b>Register change implies that it is the instruction target</b>	✓
p16	SR is not written to a GPR in user mode	X
p17	Interrupt implies handled	b8
p18	Instruction unchanged in pipeline	--
<b>p19</b>	<b>SPR modified only in supervisor mode</b>	✓
<b>p20</b>	<b>Enter supervisor mode is on reset or exception</b>	✓
p21	Exception handling implies exception mechanism activated	b8
p22	Unspecified custom instructions are not allowed	X
p23	Exception handler accessed only during exception, in supervisor mode, or on reset	b8
p24	Page fault generated if MMU detects an access control violation	--
p25	UART output changes on a write command from CPU	--
p26	Only transmit command or initialization change Ethernet data output	--
p27	Debug Unit's value and control registers only accessible from supervisor mode	--

**Properties Found  
in the Inference Step**

# Results: Comparison to State-of-the-Art

No.	Security Property Description	Found?
p1	Execution privilege matches page privilege	✓
p2	SPR equals GPR in register move instruction	b12
p3	Updates to exception registers make sense	b4 b9 b15
p4	Destination matches the target	✓
p5	Memory value in equals register value out	b14
p6	Register value in equals memory value out	b16 b17
p7	Memory address equals effective address	✓
p8	Privilege escalates correctly	✓
p9	Privilege deescalates correctly	✓
<b>p10</b>	<b>Jumps update the PC correctly</b>	<b>X</b>
p11	Jumps update the LR correctly	b13
p12	Instruction is in a valid format	b11
p13	Continuous Control Flow	b5
p14	Exception return updates state correctly	b1 b5
p15	Register change implies that it is the instruction target	✓
<b>p16</b>	<b>SR is not written to a GPR in user mode</b>	<b>X</b>
p17	Interrupt implies handled	b8
p18	Instruction unchanged in pipeline	--
p19	SPR modified only in supervisor mode	✓
p20	Enter supervisor mode is on reset or exception	✓
p21	Exception handling implies exception mechanism activated	b8
<b>p22</b>	<b>Unspecified custom instructions are not allowed</b>	<b>X</b>
p23	Exception handler accessed only during exception, in supervisor mode, or on reset	b8
p24	Page fault generated if MMU detects an access control violation	--
p25	UART output changes on a write command from CPU	--
p26	Only transmit command or initialization change Ethernet data output	--
p27	Debug Unit's value and control registers only accessible from supervisor mode	--


**Properties Not Found**

# Results: New Security Properties Found

No.	Security Property Description	Found?
p28	Flags that influence control flow should be set correctly	b6 b7
p29	Calculation of memory address or memory data is correct	b3 b10
p30	Link address is not modified during function call execution	✓



# Results: Stopping New Bugs



Result of detecting 14 AMD errata from SPECS project (bugs not used in the development of the assertions).

# Summary

## **SCIFinder:**

- Generates security-critical invariants semi-automatically
- Requires a list of known security-critical bugs and a processor design

## **Main Results:**

- The final SCI set covers 86.4% of the manually crafted security properties
- We identify 3 new properties not seen in prior work