

21 October


- Only 12 to go!
- Been to the Fair?
- Assignment 9 due 28th instead of 26th
- Today Control

10/21/2004

Comp 120 Fall 2004

1

Synchronous Systems



On the leading edge of the clock, the input of a latch is transferred to the output and held.

We must be sure the combinational logic has *settled* before the next leading clock edge.

10/21/2004

Comp 120 Fall 2004

2

Asynchronous Systems



No clock!

The data carries a "valid" signal along with it
System goes at greatest possible speed.
Only "computes" when necessary.


Everything we look at will be synchronous

10/21/2004

Comp 120 Fall 2004

3

Fetching Sequential Instructions




How about branch?

10/21/2004

Comp 120 Fall 2004

4

Datapath for R-type Instructions




10/21/2004

Comp 120 Fall 2004

5

Fun with MUXes



Remember the MUX?


This will route 1 of 4 different 1 bit values to the output.

10/21/2004

Comp 120 Fall 2004

6

MUX Blocks




The select signal determines which of the inputs is connected to the output

10/21/2004

Comp 120 Fall 2004

7

Inside there is a 32 way MUX per bit



LOTS OF CONNECTIONS!


And this is just one port!

10/21/2004

Comp 120 Fall 2004

8

Our Register File has 3 ports



This is one reason we have only a small number of registers

What's another reason?

REALLY LOTS OF CONNECTIONS!

10/21/2004


Comp 120 Fall 2004

9

Implementing Logical Functions

Suppose we want to map M input bits to N output bits

For example, we need to take the OPCODE field from the instruction and determine what OPERATION to send to the ALU.




10/21/2004

Comp 120 Fall 2004

10

We can get 1 bit out with a MUX




10/21/2004

Comp 120 Fall 2004

11

Or use a ROM




10/21/2004

Comp 120 Fall 2004

12

Or use a PLA

Programmable Logic Array



Think of the SUM of PRODUCTS form.

The AND Array generates the products of various input bits

The OR Array combines the products into various outputs

10/21/2004

Comp 120 Fall 2004

13

Finite State Machines

- A set of STATES
- A set of INPUTS
- A set of OUTPUTS
- A function to map the STATE and the INPUT into the next STATE and an OUTPUT


Remember "Shoots and Ladders"?

10/21/2004

Comp 120 Fall 2004

14

Traffic Light Controller




10/21/2004

Comp 120 Fall 2004

15

Implementing a FSM



10/21/2004

Comp 120 Fall 2004

16

Recognizing Numbers

Recognize the regular expression for floating point numbers

$[\backslash]^{*}[-+]?[0-9]^{*}(\.[0-9]^{*})?(e[-+]?[0-9]^{+})?$

Examples:

+123.456e23

.456

1.5e-10

-123

"a" matches itself

"[abc]" matches one of a, b, or c

"[a-z]" matches one of a, b, c, d, ..., x, y, or z

"0*" matches zero or more 0's ("", "0", "00", "0000")


"Z?" matches zero or 1 Z's

10/21/2004

Comp 120 Fall 2004

17

FSM Diagram



10/21/2004

Comp 120 Fall 2004

18

FSM Table

IN : STATE → NEW STATE	'e': frac → exp
': start → start	'0' '1' ... '9': frac → frac
'0' '1' ... '9': start → whole	': frac → done
'+' '-' : start → sign	'0' '1' ... '9': exp → exp
': start → frac	': exp → done
'0' '1' ... '9': sign → whole	
': sign → frac	
'0' '1' ... '9': whole → whole	
': whole → frac	
': whole → done	
'e': whole → exp	

STATE ASSIGNMENTS


start = 0 = 000
 sign = 1 = 001
 whole = 2 = 010
 frac = 3 = 011
 exp = 4 = 100
 done = 5 = 101
 error = 6 = 110

10/21/2004

Comp 120 Fall 2004

19

FSM Implementation



Our PLA has:

- 11 inputs
- 5 outputs

10/21/2004

Comp 120 Fall 2004

20

FSM Take Home

- With **JUST** a register and some logic, we can implement complicated sequential functions like recognizing a FP number.
- This is useful in its own right for compilers, input routines, etc.
- The reason we're looking at it here is to see how designers implement the complicated sequences of events required to implement instructions
- Think of the OP-CODE as playing the role of the input character in the recognizer. The character AND the state determine the next state (and action).

10/21/2004

Comp 120 Fall 2004

21