


Transistors and Logic




- 1) The digital contract
- 2) Encoding bits with voltages
- 3) Processing bits with transistors
- 4) Gates
- 5) Truth-table SOP Realizations
- 6) Multiplexer Logic


Where Are We?

Things we know so far -

- 1) Computers process information
- 2) Information is measured in bits
- 3) Data can be represented as groups of bits
- 4) Computer instructions are encoded as bits
- 5) Computer instructions are just data



- 6) We, humans, don't want to deal with bits...
So we invent ASSEMBLY Language
even that is too low-level so we invent
COMPILERS, and they are too rigid so ...




But, what PROCESSES all these bits?

A Substrate for Computation

We can build devices for processing and representing bits using almost any physical phenomenon

Wait! Those last ones
might have potential...



~~neutrino flux~~


~~trained elephants~~

~~engraved stone tablets~~

~~orbits of planets~~

~~sequences of amino acids~~

~~polarization of a photon~~



Using Electromagnetic Phenomena

Things like:

voltages

currents

phase

frequency

For today let's discuss using **voltages** to encode information.

Voltage pros:

easy generation, detection


voltage changes can be very fast

lots of engineering knowledge

Voltage cons:

easily affected by environment

need wires everywhere



Representing Information with Voltage

Representation of each point (x, y) on a B&W Picture:

| | |
|--------------------|-----------------|
| 0 volts: | BLACK |
| 1 volt: | WHITE |
| 0.37 volts: | 37% Gray |
| etc. | |

Representation of a picture:
Scan points in some prescribed
raster order... generate voltage
waveform



Representing Information with Voltage

Representation of each point (x, y) on a B&W Picture:

| | |
|-------------|----------|
| 0 volts: | BLACK |
| 1 volt: | WHITE |
| 0.37 volts: | 37% Gray |
| etc. | |

Representation of a picture:
Scan points in some prescribed
raster order... generate voltage
waveform



Representing Information with Voltage

Representation of each point (x, y) on a B&W Picture:

| | |
|-------------|----------|
| 0 volts: | BLACK |
| 1 volt: | WHITE |
| 0.37 volts: | 37% Gray |
| etc. | |


Representation of a picture:
Scan points in some prescribed
raster order... generate voltage
waveform



How much information
at each point?

Information Processing = Computation


First, let's introduce some processing blocks:
(say, using a fancy photocopier/scanner/printer)



Let's build a system!



input




?

output

Let's build a system!



input



(In Theory)




output

Let's build a system!



input



(Reality)



output

Why Did Our System Fail?

Why doesn't reality match theory?

1. COPY Operator doesn't work right
2. INVERSION Operator doesn't work right
3. Theory is imperfect
4. Reality is imperfect
5. Our system architecture stinks




ANSWER: all of the above!

Noise and inaccuracy are inevitable; we can't reliably reproduce infinite information-- we must **design our system to tolerate some amount of error** if it is to process information reliably.

The Key to System Design


A **SYSTEM** is a structure that is guaranteed to exhibit a specified behavior, assuming **all of its components** obey their specified behaviors.



How is this achieved?

The Key to System Design

A **SYSTEM** is a structure that is guaranteed to exhibit a specified behavior, assuming **all of its components** obey their specified behaviors.



How is this achieved? **Contracts**


Every system component will have clear obligations and responsibilities. If these are maintained we have every right to expect the system to behave as planned. If contracts are violated all bets are off.

The Digital Panacea ...

Why DIGITAL?

... because it keeps the contracts SIMPLE!

The price we pay for this robustness?



All the information that we transfer
between components is only 1 crummy bit!


But, in exchange, we get a guarantee
of a reliable system.

The Digital Panacea ...

Why DIGITAL?

... because it keeps the contracts SIMPLE!


The price we pay for this robustness?



All the information that we transfer
between components is only 1 crummy bit!

But, in exchange, we get a guarantee
of a reliable system.


The Digital Abstraction



Keep in mind, **the world is not digital, we engineer it to behave that way.**
We must use real physical phenomena to implement digital designs!


A Digital Processing Element

- A **combinational device** is a circuit element that has
 - one or more digital *inputs*
 - one or more digital *outputs*
 - a *functional specification* that details the value of each output for every possible combination of valid input values → output depends only on the latest inputs
 - a *timing specification* consisting (at minimum) of an upper bound t_{pd} on the time the device will take to produce the output value from stable valid input values




A Digital Processing Element

- A **combinational device** is a circuit element that has
 - one or more digital *inputs*
 - one or more digital *outputs*
 - a *functional specification* that details the value of each output for every possible combination of valid input values → output depends only on the latest inputs
 - a *timing specification* consisting (at minimum) of an upper bound t_{pd} on the time the device will take to produce the output value from stable valid input values




A Digital Processing Element

- A **combinational device** is a circuit element that has
 - one or more digital *inputs*
 - one or more digital *outputs*
 - a *functional specification* that details the value of each output for every possible combination of valid input values → output depends only on the latest inputs
 - a *timing specification* consisting (at minimum) of an upper bound t_{pd} on the time the device will take to produce the output value from stable valid input values




A Digital Processing Element

- A **combinational device** is a circuit element that has
 - one or more digital *inputs*
 - one or more digital *outputs*
 - a *functional specification* that details the value of each output for every possible combination of valid input values → output depends only on the latest inputs
 - a *timing specification* consisting (at minimum) of an upper bound t_{pd} on the time the device will take to produce the output value from stable valid input values



A Digital Processing Element


- A **combinational device** is a circuit element that has
 - one or more digital inputs
 - one or more digital outputs
 - a functional specification that details the value of each output for every possible combination of valid input values → output depends only on the latest inputs
 - a timing specification consisting (at minimum) of an upper bound t_{pd} on the time the device will take to produce the output value from stable valid input values



A Digital Processing Element

Static Discipline

- A **combinational device** is a circuit element that has
 - one or more digital inputs
 - one or more digital outputs
 - a functional specification that details the value of each output for every possible combination of valid input values → output depends only on the latest inputs
 - a timing specification consisting (at minimum) of an upper bound t_{pd} on the time the device will take to produce the output value from stable valid input values



A Combinational Digital System



- A system of interconnected elements is **combinational** if
 - each circuit element is **combinational**
 - every input is connected to exactly one output or directly to a source of 0's or 1's
 - the circuit contains no directed cycles
- But, in order to realize digital processing elements we have one more requirement!



A Combinational Digital System



- A system of interconnected elements is combinational if
 - each circuit element is combinational
 - every input is connected to exactly one output or directly to a source of 0's or 1's
 - the circuit contains no directed cycles

No feedback (yet!)



- But, in order to realize digital processing elements we have one more requirement!




Noise Margins

- **Key idea:**
Don't allow "0" to be mistaken for a "1" or vice versa
- **Use the same "uniform representation convention", for every component in our digital system**
- **To implement devices with high reliability, we outlaw "close calls" via a representation convention which forbids a range of voltages between "0" and "1".**


Noise Margins

- Key idea:
Don't allow "0" to be mistaken for a "1" or vice versa
- Use the same "uniform representation convention", for every component in our digital system
- To implement devices with high reliability, we outlaw "close calls" via a representation convention which forbids a range of voltages between "0" and "1".



Noise Margins

- Key idea:
Don't allow "0" to be mistaken for a "1" or vice versa
- Use the same "uniform representation convention", for every component in our digital system
- To implement devices with high reliability, we outlaw "close calls" via a representation convention which forbids a range of voltages between "0" and "1".








CONSEQUENCE:

Notion of "VALID" and "INVALID" logic levels


Digital Processing Elements

Some digital processing elements occur so frequently that we give them special names and symbols








Digital Processing Elements

Some digital processing elements occur so frequently that we give them special names and symbols








Digital Processing Elements

Some digital processing elements occur so frequently that we give them special names and symbols








Digital Processing Elements

Some digital processing elements occur so frequently that we give them special names and symbols








Digital Processing Elements

Some digital processing elements occur so frequently that we give them special names and symbols








Digital Processing Elements

Some digital processing elements occur so frequently that we give them special names and symbols



Digital Processing Elements


Some digital processing elements occur so frequently that we give them special names and symbols



In honor of the richest man in the world we will henceforth refer to digital processing elements as "GATES"


From What Do We Make Digital Devices?

- Recall our common thread from Lecture 2...
- A controllable switch is a common link of all computing technologies
- How do you control voltages with a switch?
- By creating and opening paths between higher and lower potentials




From What Do We Make Digital Devices?

- Recall our common thread from Lecture 2...
- A controllable switch is a common link of all computing technologies
- How do you control voltages with a switch?
- By creating and opening paths between higher and lower potentials




From What Do We Make Digital Devices?

- Recall our common thread from Lecture 2...
- A controllable switch is a common link of all computing technologies
- How do you control voltages with a switch?
- By creating and opening paths between higher and lower potentials



N-Channel Field-Effect Transistors (NFETs)



When the gate voltage is high, the switch “closes” (connects).
Good at pulling things “low”.

Operating regions:

cut-off:
 $V_{GS} < V_{TH}$





linear:

$V_{GS} \geq V_{TH}$
 $V_{DS} < V_{Dsat}$




saturation:

$V_{GS} \geq V_{TH}$
 $V_{DS} \geq V_{Dsat}$







P-Channel Field-Effect Transistors (PFETs)




When the gate voltage is low, the switch “closes” (connects). Good at pulling things “high”.

Operating regions:




Finally... Using Transistors to Build Logic Gates!




Logic Gate recipe:

pullup: make this connection
when V_{IN} is near 0 so that $V_{OUT} = V_{DD}$

Finally... Using Transistors to Build Logic Gates!



Finally... Using Transistors to Build Logic Gates!



Logic Gate recipe:


pullup: make this connection
when V_{IN} is near 0 so that $V_{OUT} = V_{DD}$

pulldown: make this connection
when V_{IN} is near V_{DD} so that $V_{OUT} = 0$



We'll use
PFETs here




Finally... Using Transistors to Build Logic Gates!




CMOS Inverter




CMOS Inverter



CMOS Inverter




CMOS Inverter




only a narrow range of input voltages result in "invalid" output values. (this diagram is greatly exaggerated)

CMOS Inverter





CMOS Complements


What a nice V_{OH} you have...



Thanks. It runs in the family...




conducts when A is high





conducts when A is low

CMOS Complements


What a nice V_{OH} you have...



Thanks. It runs in the family...




conducts when A is high




conducts when A is low

Series N connections:



conducts when A is high
and B is high: $A \cdot B$




Parallel P connections:



conducts when A is low
or B is low: $\overline{A} + \overline{B} = \overline{A \cdot B}$

CMOS Complements


What a nice V_{OH} you have...



Thanks. It runs in the family...




conducts when A is high




conducts when A is low

Series N connections:




conducts when A is high
and B is high: $A \cdot B$




Parallel P connections:

conducts when A is low
or B is low: $\overline{A} + \overline{B} = \overline{A \cdot B}$

Parallel N connections:




conducts when A is high
or B is high: $A + B$



Series P connections:

conducts when A is low
and B is low: $\overline{A} \cdot \overline{B} = \overline{A + B}$


A Two Input Logic Gate



What function *does*
this *gate* compute?

| A | B | C |
|----------|----------|----------|
| 0 | 0 | |
| 0 | 1 | |
| 1 | 0 | |
| 1 | 1 | |

Here's Another...




What function *does*
this *gate* compute?

| A | B | C |
|----------|----------|----------|
| 0 | 0 | |
| 0 | 1 | |
| 1 | 0 | |
| 1 | 1 | |

CMOS Gates Like to Invert

OBSERVATION: CMOS gates tend to be **inverting!**


Precisely, one or more “0” inputs are necessary to generate a “1” output, and one or more “1” inputs are necessary to generate a “0” output. Why?



General CMOS Gate Recipe

Step 1. Figure out pulldown network that does what you want (i.e the set of conditions where the output is '0')


e.g., $F = \overline{A * (B + C)}$




General CMOS Gate Recipe

Step 1. Figure out pulldown network that does what you want (i.e the set of conditions where the output is '0')

e.g., $F = \overline{A * (B + C)}$




Step 2. Walk the hierarchy replacing nfets with pfets, series subnets with parallel subnets, and parallel subnets with series subnets




General CMOS Gate Recipe

Step 1. Figure out pulldown network that does what you want (i.e the set of conditions where the output is '0')


e.g., $F = \overline{A * (B + C)}$



Step 2. Walk the hierarchy replacing nfets with pfets, series subnets with parallel subnets, and parallel subnets with series subnets



Step 3. Combine pfet pullup network from Step 2 with nfet pulldown network from Step 1 to form fully-complementary CMOS gate.



But isn't it hard to wire it all up?



One Last Exercise

Lets construct a gate to compute:

$$F = \overline{A+BC} = \text{NOT}(\text{OR}(A, \text{AND}(B, C)))$$

One Last Exercise

Lets construct a gate to compute:

$$F = \overline{A+BC} = \text{NOT}(\text{OR}(A, \text{AND}(B, C)))$$


Step 1: The pull-down network

One Last Exercise

Lets construct a gate to compute:

$$F = \overline{A+BC} = \text{NOT}(\text{OR}(A, \text{AND}(B, C)))$$

Step 1: The pull-down network




One Last Exercise

Lets construct a gate to compute:

$$F = \overline{A+BC} = \text{NOT}(\text{OR}(A, \text{AND}(B, C)))$$

Step 1: The pull-down network




One Last Exercise

Lets construct a gate to compute:

$$F = \overline{A+BC} = \text{NOT}(\text{OR}(A, \text{AND}(B, C)))$$

Step 1: The pull-down network

Step 2: The complementary pull-up network





One Last Exercise

Lets construct a gate to compute:

$$F = \overline{A+BC} = \text{NOT}(\text{OR}(A, \text{AND}(B, C)))$$

Step 1: The pull-down network

Step 2: The complementary pull-up network




One Last Exercise

Lets construct a gate to compute:

$$F = \overline{A+BC} = \text{NOT}(\text{OR}(A, \text{AND}(B, C)))$$

Step 1: The pull-down network

Step 2: The complementary pull-up network



One Last Exercise

Lets construct a gate to compute:


$$F = \overline{A+BC} = \text{NOT}(\text{OR}(A, \text{AND}(B, C)))$$

| A | B | C | F |
|---|---|---|---|
| 0 | 0 | 0 | |
| 0 | 0 | 1 | |
| 0 | 1 | 0 | |
| 0 | 1 | 1 | |
| 1 | 0 | 0 | |
| 1 | 0 | 1 | |
| 1 | 1 | 0 | |
| 1 | 1 | 1 | |

Step 1: The pull-down network

Step 2: The complementary pull-up network

Step 3: Combine and Verify



One Last Exercise

Lets construct a gate to compute:


$$F = \overline{A+BC} = \text{NOT}(\text{OR}(A, \text{AND}(B, C)))$$

| A | B | C | F |
|---|---|---|---|
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 |

Step 1: The pull-down network


Step 2: The complementary pull-up network

Step 3: Combine and Verify



Now We're Ready to Design Stuff!

We need to start somewhere -- usually it's the functional specification




If you are like most engineers you'd rather see a table, or formula than parse a logic puzzle. The fact is, **any combinational function can be expressed as a table.**

These "truth tables" are a concise description of the combinational system's function. Conversely, **any computation performed by a combinational system can be expressed as a truth table.**

Now We're Ready to Design Stuff!

We need to start somewhere -- usually it's the functional specification



Truth Table


| C | B | A | Y |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

If you are like most engineers you'd rather see a table, or formula than parse a logic puzzle. The fact is, **any combinational function can be expressed as a table.**

These "truth tables" are a concise description of the combinational system's function. Conversely, **any computation performed by a combinational system can be expressed as a truth table.**

Where Do We Start?

We have a bag of gates.



We want to
build a computer.
What do we do?
Did I mention we
have gates?

We need
... a systematic approach for designing logic

A Slight Diversion

Are we sure we have all the gates we need?

How many two-input gates are there?

| AND | | OR | | NAND | | NOR | |
|-----|---|----|---|------|---|-----|---|
| AB | Y | AB | Y | AB | Y | AB | Y |
| 00 | 0 | 00 | 0 | 00 | 1 | 00 | 1 |
| 01 | 0 | 01 | 1 | 01 | 1 | 01 | 0 |
| 10 | 0 | 10 | 1 | 10 | 1 | 10 | 0 |
| 11 | 1 | 11 | 1 | 11 | 0 | 11 | 0 |



Hum... all of these have 2-inputs (no surprise)

... 2 inputs have 4 possible values

How many possible patterns for 4 outputs are there? ____

A Slight Diversion

Are we sure we have all the gates we need?

How many two-input gates are there?

| AND | | OR | | NAND | | NOR | |
|-----|---|----|---|------|---|-----|---|
| AB | Y | AB | Y | AB | Y | AB | Y |
| 00 | 0 | 00 | 0 | 00 | 1 | 00 | 1 |
| 01 | 0 | 01 | 1 | 01 | 1 | 01 | 0 |
| 10 | 0 | 10 | 1 | 10 | 1 | 10 | 0 |
| 11 | 1 | 11 | 1 | 11 | 0 | 11 | 0 |



Hum... all of these have 2-inputs (no surprise)

... 2 inputs have 4 possible values

How many possible patterns for 4 outputs are there? 2^4

A Slight Diversion

Are we sure we have all the gates we need?

How many two-input gates are there?

| AND | | OR | | NAND | | NOR | |
|-----|---|----|---|------|---|-----|---|
| AB | Y | AB | Y | AB | Y | AB | Y |
| 00 | 0 | 00 | 0 | 00 | 1 | 00 | 1 |
| 01 | 0 | 01 | 1 | 01 | 1 | 01 | 0 |
| 10 | 0 | 10 | 1 | 10 | 1 | 10 | 0 |
| 11 | 1 | 11 | 1 | 11 | 0 | 11 | 0 |



Hum... all of these have 2-inputs (no surprise)

... 2 inputs have 4 possible values

How many possible patterns for 4 outputs are there? 2^4

Generalizing, there are 2^{2^N} , N-input gates!

There Are Only So Many Gates

There are only 16 possible 2-input gates

... some we know already, others are just silly

| I N P U T AB | | | | | | | | | | | | | | | | |
|-----------------------------|---|---|---|---|---|---|---|---|---|---|-----|----|-----|----|---|---|
| | Z | | | | | | | | | X | N | | | | | N |
| | E | A | A | | B | | X | | N | N | O | A | O | B | A | O |
| | R | N | > | | > | | O | O | O | O | T | <= | T | <= | N | N |
| AB | O | D | B | A | A | B | R | R | R | R | 'B' | B | 'A' | A | D | E |
| 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 01 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 10 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 11 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |

Do we need all of these gates?

There Are Only So Many Gates

There are only 16 possible 2-input gates

... some we know already, others are just silly

| I N P U T AB | | | | | | | | | | | | | | | | |
|-----------------------------|---|---|---|---|---|---|---|---|---|---|-----|----|-----|----|---|---|
| | Z | | | | | | | | | X | N | | | | | N |
| | E | A | A | | B | | X | | N | N | O | A | O | B | A | O |
| | R | N | > | | > | | O | O | O | O | T | <= | T | <= | N | N |
| | O | D | B | A | A | B | R | R | R | R | 'B' | B | 'A' | A | D | E |
| 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 01 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 10 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 11 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |

Do we need all of these gates?

Nope. After all, we describe them all using AND, OR, and NOT.

There Are Only So Many Gates

There are only 16 possible 2-input gates

... some we know already, others are just silly

How many of these gates can be implemented using a single CMOS gate?



| I N P U T AB | | | | | | | | | | | | | | | | |
|-----------------------------|---|---|---|---|---|---|---|---|---|---|-----|---|-----|---|----|---|
| | Z | A | A | | B | | X | | N | X | N | A | N | | N | |
| | E | N | > | | > | | O | O | O | O | O | T | <= | T | <= | N |
| | O | D | B | A | A | B | R | R | R | R | 'B' | B | 'A' | A | D | E |
| 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 01 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 10 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 11 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |

Do we need all of these gates?

Nope. After all, we describe them all using AND, OR, and NOT.

There Are Only So Many Gates

There are only 16 possible 2-input gates

... some we know already, others are just silly

How many of these gates can be implemented using a single CMOS gate?



| I N P U T AB | | | | | | | | | | | | | | | | |
|-----------------------------|---|---|---|---|---|---|---|---|---|---|-----|---|-----|---|----|---|
| | Z | A | A | | B | | X | | N | X | N | A | N | | N | |
| | E | N | > | | > | | O | O | O | N | O | T | <= | T | <= | N |
| | O | D | B | A | A | B | R | R | R | R | 'B' | B | 'A' | A | D | E |
| 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 01 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 10 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 11 | 0 | + | 0 | + | 0 | + | 0 | + | 0 | + | 0 | + | 0 | + | 0 | + |

Do we need all of these gates?

Nope. After all, we describe them all using AND, OR, and NOT.

There Are Only So Many Gates

There are only 16 possible 2-input gates

... some we know already, others are just silly

How many of these gates can be implemented using a single CMOS gate?



| I N P U T AB | | | | | | | | | | | | | | | | |
|-----------------------------|---|---|---|---|---|---|---|---|---|---|-----|---|-----|---|----|---|
| | Z | A | A | | B | | X | | N | X | N | | N | | N | |
| | E | N | > | | > | | O | O | O | N | O | T | <= | T | <= | N |
| | O | D | B | A | A | B | R | R | R | R | 'B' | B | 'A' | A | D | E |
| 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 01 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 10 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 11 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |

Do we need all of these gates?

Nope. After all, we describe them all using AND, OR, and NOT.

There Are Only So Many Gates

There are only 16 possible 2-input gates
... some we know already, others are just silly

How many of these gates can be implemented using a single CMOS gate?



| I N P U T AB | Z | E | A | A | | B | | X | | | | | | | | |
|---------------------------------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | R | N | > | | | > | | O | O | | | | | | | |
| | O | D | B | A | A | B | R | R | | | | | | | | |
| | O | D | B | A | A | B | R | R | | | | | | | | |
| 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 01 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 10 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 11 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |




Do we need all of these gates?

Nope. After all, we describe them all using AND, OR, and NOT.

We Can Make Most Gates Out of Others

| B > A | |
|-------|---|
| AB | y |
| 00 | 0 |
| 01 | 1 |
| 10 | 0 |
| 11 | 0 |



| XOR | |
|-----|---|
| AB | y |
| 00 | 0 |
| 01 | 1 |
| 10 | 1 |
| 11 | 0 |



How many different gates do we really need?

One Will Do!


NANDs and NORs are universal



Ah!, but what if we want more than 2-inputs

One Will Do!


NANDs and NORs are universal



Ah!, but what if we want more than 2-inputs

One Will Do!


NANDs and NORs are universal



Ah!, but what if we want more than 2-inputs

Stupid Gate Tricks


Suppose we have some 2-input XOR gates:



$$t_{pd} = 1$$

| A | B | C |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

And we want an N-input XOR:




output = 1
iff number of 1s
input is ODD
("ODD PARITY")

$$t_{pd} = O(\text{---}) \text{ -- WORST CASE.}$$

Can we compute N-input XOR faster?

Stupid Gate Tricks


Suppose we have some 2-input XOR gates:



$$t_{pd} = 1$$

| A | B | C |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

And we want an N-input XOR:




output = 1
iff number of 1s
input is ODD
("ODD PARITY")

$$t_{pd} = O(\underline{N}) \text{ -- WORST CASE.}$$

Can we compute N-input XOR faster?


I Think That I Shall Never See a Gate Lovely as a ...



N-input TREE has $O(\text{_____})$ levels...

Signal propagation takes $O(\text{_____})$ gate delays.


I Think That I Shall Never See a Gate Lovely as a ...



N-input TREE has $O(\log_2 N)$ levels...

Signal propagation takes $O(\log_2 N)$ gate delays.


I Think That I Shall Never See a Gate Lovely as a ...



N-input TREE has $O(\text{_____})$ levels...

Signal propagation takes $O(\text{_____})$ gate delays.


I Think That I Shall Never See a Gate Lovely as a ...



N-input TREE has $O(\text{_____})$ levels...

Signal propagation takes $O(\text{_____})$ gate delays.


I Think That I Shall Never See a Gate Lovely as a ...



N-input TREE has $O(\log N)$ levels...

Signal propagation takes $O(\text{_____})$ gate delays.

I Think That I Shall Never See a Gate Lovely as a ...



N-input TREE has $O(\log N)$ levels...

Signal propagation takes $O(\log N)$ gate delays.

Here's a Design Approach

Truth Table

| C | B | A | Y |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

1) Write out our functional spec as a truth table

2) Write down a Boolean expression for every '1' in the output

$$Y = \overline{C}BA + \overline{C}B\overline{A} + C\overline{B}\overline{A} + CBA$$

3) Wire up the gates, call it a day, and go home!

This approach will always give us logic expressions in a particular form:

SUM-OF-PRODUCTS

Here's a Design Approach

Truth Table

| C | B | A | Y |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

1) Write out our functional spec as a truth table

2) Write down a Boolean expression for every '1' in the output

$$Y = \overline{C}BA + \overline{C}B\overline{A} + C\overline{B}\overline{A} + CBA$$

3) Wire up the gates, call it a day, and go home!

This approach will always give us logic expressions in a particular form:

SUM-OF-PRODUCTS

- it's systematic!
- it works!
- it's easy!
- we get to go home!




Straightforward Synthesis

We can implement

SUM-OF-PRODUCTS

with just three levels of
logic.


INVERTERS/AND/OR




Useful Gate Structures

“Pushing Bubbles”

NAND-NAND



NOR-NOR




Useful Gate Structures


$$\overline{AB} = \overline{A} + \overline{B}$$

“Pushing Bubbles”

NAND-NAND



NOR-NOR




Useful Gate Structures


$$\overline{AB} = \overline{A} + \overline{B}$$

“Pushing Bubbles”

NAND-NAND




NOR-NOR




Useful Gate Structures

NAND-NAND

$$\overline{AB} = \overline{A} + \overline{B}$$




“Pushing Bubbles”




$$\overline{xyz} = x + y + z$$

NOR-NOR




Useful Gate Structures

NAND-NAND




$$\overline{AB} = \overline{A} + \overline{B}$$

"Pushing Bubbles"




$$\overline{xyz} = x + y + z$$

NOR-NOR




Useful Gate Structures

NAND-NAND




$$\overline{AB} = \overline{A} + \overline{B}$$

"Pushing Bubbles"



$$\overline{xyz} = x + y + z$$


NOR-NOR



$$\overline{AB} = \overline{A} + \overline{B}$$


Useful Gate Structures

NAND-NAND




$$\overline{AB} = \overline{A} + \overline{B}$$

"Pushing Bubbles"



$$\overline{xyz} = \overline{x} + \overline{y} + \overline{z}$$

NOR-NOR




$$\overline{AB} = \overline{A} + \overline{B}$$


Useful Gate Structures

NAND-NAND

$$\overline{AB} = \overline{A} + \overline{B}$$




"Pushing Bubbles"




NOR-NOR

$$\overline{AB} = \overline{A} + \overline{B}$$



$$\overline{xyz} = x + y + z$$




$$\overline{x + y} = \overline{x} \overline{y}$$


Useful Gate Structures

NAND-NAND

$$\overline{AB} = \overline{A} + \overline{B}$$





"Pushing Bubbles"



$$\overline{xyz} = x + y + z$$

NOR-NOR

$$\overline{AB} = \overline{A + B}$$





$$\overline{x + y} = \overline{x} \overline{y}$$


Useful Gate Structures

NAND-NAND

$$\overline{AB} = \overline{A} + \overline{B}$$




"Pushing Bubbles"





$$\overline{xyz} = x + y + z$$

DeMorgan's Laws

$$\overline{AB} = \overline{A} + \overline{B}$$



NOR-NOR



$$\overline{x + y} = \overline{xy}$$


An Interesting 3-Input Gate

Based on C, select the A or B input to be copied to the output Y.


Truth Table

| C | B | A | Y |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

2-input Multiplexer




schematic





MUX Shortcuts

A 4-input Mux
(implemented as
a tree)





MUX Shortcuts

A 4-input Mux
(implemented as
a tree)




MUX Shortcuts

A 4-input Mux
(implemented as
a tree)




A 4-bit wide Mux





MUX Shortcuts

A 4-input Mux
(implemented as
a tree)



A 4-bit wide Mux




Mux Logic Synthesis

Consider implementation of some arbitrary Boolean function, $F(A,B)$

... using a MULTIPLEXER as the only circuit element:

| A | B | C_{in} | C_{out} |
|---|---|----------|-----------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |



Mux Logic Synthesis

Consider implementation of some arbitrary Boolean function, $F(A,B)$

... using a MULTIPLEXER as the only circuit element:

