
Transistors and Logic



- 1) The digital contract
- 2) Encoding bits with voltages
- 3) Processing bits with transistors
- 4) Gates
- 5) Truth-table SOP Realizations
- 6) Multiplexer Logic

Where Are We?

Things we know so far -


- 1) Computers process information
- 2) Information is measured in bits
- 3) Data can be represented as groups of bits
- 4) Computer instructions are encoded as bits
- 5) Computer instructions are just data
- 6) We, humans, don't want to deal with bits... So we invent ASSEMBLY Language even that is too low-level so we invent COMPILERs, and they are too rigid so ...

But, what PROCESSES all these bits?



A Substrate for Computation

We can build devices for processing and representing bits using almost any physical phenomenon



Using Electromagnetic Phenomena

Things like:

voltages phase

currents frequency


For today let's discuss using voltages to encode information.

Voltage pros:

easy generation, detection voltage changes can be very fast lots of engineering knowledge

Voltage cons:

easily affected by environment need wires everywhere



Representing Information with Voltage

Representation of each point (x, y) on a B&W Picture:

O volts: BLACK

1 volt: WHITE

0.37 volts: 37% Gray

etc.

Representation of a picture:

Scan points in some prescribed raster order... generate voltage waveform



Representing Information with Voltage

Representation of each point (x, y) on a B&W Picture:

O volts: **BLACK**

1 volt: WHITE

0.37 volts: 37% *Gray*

etc.

Representation of a picture: Scan points in some prescribed raster order... generate voltage waveform



Representing Information with Voltage

Representation of each point (x, y) on a B&W Picture:

O volts: BLACK

1 volt: WHITE

0.37 volts: 37% Gray

etc.

Representation of a picture:

Scan points in some prescribed raster order... generate voltage waveform



How much information at each point?

Information Processing = Computation

First, let's introduce some processing blocks: (say, using a fancy photocopier/scanner/printer)














Let's build a system!



Let's build a system!



Let's build a system!



Why Did Our System Fail?

Why doesn't reality match theory?

1. COPY Operator doesn't work right

2. INVERSION Operator doesn't work right

3. Theory is imperfect

4. Reality is imperfect


5. Our system architecture stinks

ANSWER: all of the above!

Noise and inaccuracy are inevitable; we can't reliably reproduce infinite information -- we must design our system to tolerate some amount of error if it is to process information reliably.

The Key to System Design


A SYSTEM is a structure that is guaranteed to exhibit a specified behavior, assuming all of its components obey their specified behaviors.



How is this achieved?

The Key to System Design

A SYSTEM is a structure that is guaranteed to exhibit a specified behavior, assuming all of its components obey their specified behaviors.



How is this achieved? Contracts


Every system component will have clear obligations and responsibilities. If these are maintained we have every right to expect the system to behave as planned. If contracts are violated all bets are off.

The Digital Panacea ...

Why DIGITAL?

... because it keeps the contracts SIMPLE!

The price we pay for this robustness?




All the information that we transfer between components is only 1 crummy bit!

But, in exchange, we get a guarantee of a reliable system.

The Digital Panacea ...


Why DIGITAL?

... because it keeps the contracts SIMPLE!



Comp 411

The Digital Abstraction




Keep in mind, the world is not digital, we engineer it to behave that way. We must use real physical phenomena to implement digital designs!


- A combinational device is a circuit element that has
 - one or more digital inputs
 - one or more digital outputs
 - a functional specification that details the value of each output for every possible combination of valid input values - output depends only on the latest inputs
 - a timing specification consisting (at minimum) of an upper bound \mathbf{t}_{pd} on the time the device will take to produce the output value from stable valid input values




- A combinational device is a circuit element that has
 - one or more digital inputs
 - one or more digital outputs
 - a functional specification that details the value of each output for every possible combination of valid input values → output depends only on the latest inputs
 - a timing specification consisting (at minimum) of an upper bound t_{pd} on the time the device will take to produce the output value from stable valid input values




- A combinational device is a circuit element that has
 - one or more digital inputs
 - one or more digital outputs
 - a functional specification that details the value of each output for every possible combination of valid input values - output depends only on the latest inputs
 - a timing specification consisting (at minimum) of an upper bound t_{pd} on the time the device will take to produce the output value from stable valid input values



- A combinational device is a circuit element that has
 - one or more digital inputs
 - one or more digital outputs
 - a functional specification that details the value of each output for every possible combination of valid input values → output depends only on the latest inputs
 - a timing specification consisting (at minimum) of an upper bound t_{pd} on the time the device will take to produce the output value from stable valid input values




- A combinational device is a circuit element that has
 - one or more digital inputs
 - one or more digital outputs
 - a functional specification that details the value of each output for every possible combination of valid input values → output depends only on the latest inputs
 - a timing specification consisting (at minimum) of an upper bound t_{pd} on the time the device will take to produce the output value from stable valid input values



- A combinational device is a circuit element that has
 - one or more digital inputs
 - one or more digital outputs
 - a functional specification that details the value of each output for every possible combination of valid input values > output depends only on the latest inputs
 - a timing specification consisting (at minimum) of an upper bound t_{pd} on the time the device will take to produce the output value from stable valid input values

Static Discipline



A Combinational Digital System



- A system of interconnected elements is combinational if
 - each circuit element is combinational
 - every input is connected to exactly one output or directly to a source of O's or 1's
 - the circuit contains no directed cycles

But, in order to realize digital processing elements we have one more requirement!

A Combinational Digital System



- A system of interconnected elements is combinational if
 - each circuit element is combinational
 - every input is connected to exactly one output or directly to a source of O's or 1's
 - the circuit contains no directed cycles

No feedback (yet!)


But, in order to realize digital processing elements we have one more requirement!

Noise Margins

- Key idea:
 Don't allow "O" to be mistaken for a "1" or vice versa
- Use the same "uniform representation convention", for every component in our digital system
- To implement devices with high reliability, we outlaw "close calls" via a representation convention which forbids a range of voltages between "O" and "1".


Noise Margins

- Key idea: Don't allow "O" to be mistaken for a "1" or vice versa
- Use the same "uniform representation convention", for every component in our digital system
- To implement devices with high reliability, we outlaw "close calls" via a representation convention which forbids a range of voltages between "O" and "1".




Noise Margins


- Key idea:
 Don't allow "O" to be mistaken for a "1" or vice versa
- Use the same "uniform representation convention", for every component in our digital system
- To implement devices with high reliability, we outlaw "close calls" via a representation convention which forbids a range of voltages between "O" and "1".





CONSEQUENCE:


Notion of "VALID" and "INVALID" logic levels



















From What Do We Make Digital Devices?

- Recall our common thread from Lecture 2...
- A controllable switch is a common link of all computing technologies
- How do you control voltages with a switch?
- By creating and opening paths between higher and lower potentials




From What Do We Make Digital Devices?

- Recall our common thread from Lecture 2...
- A controllable switch is a common link of all computing technologies
- How do you control voltages with a switch?
- By creating and opening paths between higher and lower potentials




From What Do We Make Digital Devices?


- Recall our common thread from Lecture 2...
- A controllable switch is a common link of all computing technologies
- How do you control voltages with a switch?
- By creating and opening paths between higher and lower potentials



N-Channel Field-Effect Transistors (NFETs)



When the gate voltage is high, the switch "closes" (connects). Good at pulling things "low".






Inear:
$$V_{GS} \geq V_{TH}$$


$$V_{DS} < V_{Deat}$$

$$V_{GS} - V_{TH}$$


saturation:

$$V_{GS} \ge V_{TH}$$
 $V_{DS} \ge V_{Dsat}$






P-Channel Field-Effect Transistors (PFETs)




When the gate voltage is low, the switch "closes" (connects). Good at pulling things "high".


Operating regions:




Finally... Using Transistors to Build Logic Gates!




Finally... Using Transistors to Build Logic Gates!





Finally... Using Transistors to Build Logic Gates!





Finally... Using Transistors to Build Logic Gates!






















Thanks. It runs in the family...




CMOS Complements



conducts when A is high

conducts when A is low



CMOS Complements




conducts when A is high


conducts when A is low



conducts when A is high and B is high: A'B



conducts when A is low or B is low: $\overline{A}+\overline{B}=\overline{A}\cdot\overline{B}$



CMOS Complements



Thanks. It runs in the family...






conducts when A is high

conducts when A is low

Series N connections:






Parallel P connections:

conducts when A is high and B is high: A'B

conducts when A is low or B is low: $A+B = A\cdot B$




Series P connections:

conducts when A is high or B is high: A+B

conducts when A is low and B is low: A'B = A+B


A Two Input Logic Gate




What function does this gate compute?

A	B	C
0	0	
0	1	
1	0	
1	1	

Here's Another...




What function does this gate compute?



CMOS Gates Like to Invert

OBSERVATION: CMOS gates tend to be inverting!


Precisely, one or more "O" inputs are necessary to generate a "1" output, and one or more "1" inputs are necessary to generate a "O" output. Why?



General CMOS Gate Recipe

Step 1. Figure out pulldown network that does what you want (i.e the set of conditions where the output is 'O')


e.g.,
$$F = \overline{A^*(B+\dot{C})}$$




General CMOS Gate Recipe

Step 1. Figure out pulldown network that does what you want (i.e the set of conditions where the output is 'O')

e.g., $F = \overline{A*(B+C)}$




Step 2. Walk the hierarchy replacing nfets with pfets, series subnets with parallel subnets, and parallel subnets with series subnets




General CMOS Gate Recipe

Step 1. Figure out pulldown network that does what you want (i.e the set of conditions where the output is 'O')


e.g.,
$$F = \overline{A^*(B+C)}$$



Step 2. Walk the hierarchy replacing nfets with pfets, series subnets with parallel subnets, and parallel subnets with series subnets



Step 3. Combine pfet pullup network from Step 2 with nfet pulldown network from Step 1 to form fullycomplementary CMOS gate.



But isn't it hard to wire it all up?

Lets construct a gate to compute:

$$F = \overline{A+BC} = NOT(OR(A,AND(B,C)))$$

Lets construct a gate to compute:


 $F = \overline{A+BC} = NOT(OR(A,AND(B,C)))$

Step 1: The pull-down network

Lets construct a gate to compute:

$$F = \overline{A+BC} = NOT(OR(A,AND(B,C)))$$


Step 1: The pull-down network



Lets construct a gate to compute:

$$F = \overline{A+BC} = NOT(OR(A,AND(B,C)))$$

Step 1: The pull-down network




Lets construct a gate to compute:

$$F = \overline{A+BC} = NOT(OR(A,AND(B,C)))$$


Step 1: The pull-down network

Step 2: The complementary pull-up network




Lets construct a gate to compute:

$$F = \overline{A+BC} = NOT(OR(A,AND(B,C)))$$



Step 1: The pull-down network

Step 2: The complementary pull-up network




Lets construct a gate to compute:

$$F = \overline{A+BC} = NOT(OR(A,AND(B,C)))$$

Step 1: The pull-down network

Step 2: The complementary pull-up network



Lets construct a gate to compute:

$$F = \overline{A + BC} = NOT(OR(A,AND(B,C)))$$


A	В	C	F
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

Step 1: The pull-down network

Step 2: The complementary pull-up B

network

Step 3: Combine and Verify



Lets construct a gate to compute:

$$F = \overline{A + BC} = NOT(OR(A,AND(B,C)))$$


A	В	C	щ
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

Step 1: The pull-down network

Step 2: The complementary pull-up B


network

Step 3: Combine and Verify



Now We're Ready to Design Stuff!

We need to start somewhere -- usually it's the functional specification



If you are like most engineers you'd rather see a table, or formula than parse a logic puzzle. The fact is, any combinational function can be expressed as a table.

These "truth tables" are a concise description of the combinational system's function. Conversely, any computation performed by a combinational system can expressed as a truth table.

Now We're Ready to Design Stuff!

We need to start somewhere -- usually it's the functional specification

If C is 1 then copy B to Y, otherwise copy A to Y

Argh... I'm tired of word games

Truth Table


If you are like most engineers you'd rather see a table, or formula than parse a logic puzzle. The fact is, any combinational function can be expressed as a table.

These "truth tables" are a concise description of the combinational system's function. Conversely, any computation performed by a combinational system can expressed as a truth table.

C	В	A	У
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

Where Do We Start?

We have a bag of gates.



We want to build a computer.
What do we do?
Did I mention we have gates?

We need

... a systematic approach for designing logic

A Slight Diversion

Are we sure we have all the gates we need?

How many two-input gates are there?

AN	_	0	_	NAND		NOR	
AB	У	AB	У	AB	У	AB	Y
00	0	00	0	00	1	00	1
01	0	01	1	01	1	01	0
10	0	10	1	10	1	10	0
11	1	11	1	11	0	11	0



Hum... all of these have 2-inputs (no surprise)

... 2 inputs have 4 possible values

How many possible patterns for 4 outputs are there? ____

A Slight Diversion

Are we sure we have all the gates we need?

How many two-input gates are there?

AND		0	OR		NAND		PR
AB	У	AB	У	AB	У	AB	У
00	0	00	0	00	1	00	1
01	0	01	1	01	1	01	0
10	0	10	1	10	1	10	0
11	1	11	1	11	0	11	0



Hum... all of these have 2-inputs (no surprise)

... 2 inputs have 4 possible values

How many possible patterns for 4 outputs are there? 2^4

A Slight Diversion

Are we sure we have all the gates we need?

How many two-input gates are there?

AN	1D	0	R	NA	ND	NO	PR
AB	У	AB	У	AB	У	AB	У
00	0	00	0	00	1	00	1
01	0	01	1	01	1	01	0
10	0	10	1	10	1	10	0
11	1	11	1	11	0	11	0



Hum... all of these have 2-inputs (no surprise)

... 2 inputs have 4 possible values

How many possible patterns for 4 outputs are there? 2^4

Generalizing, there are 2^{N} , N-input gates!

There are only 16 possible 2-input gates

... some we know already, others are just silly

I																
Ν																
Р	Z									X	Ν		Ν		Ν	
U		A					X		Ν	Ν	0	A	0	В	A	0
T	R	Ν	>		>		0	0	0	0	T	< =	T	< =	Ν	Ν
_																
AB	0	D	В	Α	Α	В	R	R	R	R	<u>'B'</u>	В	<u>'A'</u>	Α	D	<u>E</u>
	1		<u>В</u>													
	0	0		0	0	0	0	0	1	1	1	1	1	1	1	1
00 01	0	0	0	0	0	0	0	0	1	1	1	1 0	1	1	1	1 1

Do we need all of these gates?

There are only 16 possible 2-input gates

... some we know already, others are just silly

I																
Ν																
Ρ	Z									X	Ν		Ν		Ν	
U	Ε	A			В		X		Ν	Ν	0	A	0	В	A	0
T	R	Ν	>		>		0	0	0	0	T	< =	T	< =	Ν	Ν
AB		D	D	A	•	D	D		_	D	יםי	D	1 4 1	•		
		U	D	<u> </u>	Α	В	R	<u> </u>	K	K	В	В	A	A	U	
		0					0								1	
00	0	0		0	0	0	0	0	1	1	1	1	1	1	1	1
00 01	0	0	0	0	0 1	0 1	0 1	0	1	1	1	1 0	1	1	1	1

There are only 16 possible 2-input gates ... some we know already, others are just silly

I																
Ν																
Ρ	Z									X	Ν		Ν		Ν	
U	Ε	A	A		В		X		Ν	Ν	0	A	0	В	A	0
T	R	Ν	>		>		0	0	0	0	T	<=	T	< =	Ν	Ν
AB	0	D	В	Α	Α	В	R	R	R	R	'B'	В	'A'	Α	D	Ε
AB 00	0	0	B 0	<i>A</i>					R 1	•						<u>E</u>
	0	0	•	0	0	0	0	0	1	1	1	1	1	1	1	1
00	0	0	0	0	0 1	0 1	0 1	0	1 0 0	1	1 0 1	1	1	1	1	1

How many of these gates can be implemented using a single CMOS gate?



There are only 16 possible 2-input gates ... some we know already, others are just silly

I																
Ν																
Ρ	Z									X	Ν		Ν		Ν	
U	Ε	A	A		В		X		Ν	Ν	0	A	0	В	A	0
T	R	Ν	>		>		0	0	0	0	T	< =	T	< =	Ν	Ν
AB	0	D	В	A		В	R	R	R	R	'B'	В	'A'	A	D	Ε
00	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
01	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
10	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
11	0	+	0	+	0	+	0	+	0	+	0	+	0	±	0	+

How many of these gates can be implemented using a single CMOS gate?



There are only 16 possible 2-input gates ... some we know already, others are just silly

I																
Ν																
Р	Z									X	Ν		Ν		Ν	
U	Ε	A	A		В		X		Ν	Ν	0	A	0	В	A	0
T	R	Ν	>		>		0	0	0	0	T	< =	T	< =	Ν	Ν
AB	0	D	В	A	A	В	R	R	R	R	'B'	В	'A'	A	D	<u>E</u>
00	-	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
01	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
10	0	0	1	1	0	0	1	1		0		1	0	0	1	1
11	0	+	0	+	0	+	0	+	0	+	0	+	0	+	0	+

How many of these gates can be implemented using a single CMOS gate?



There are only 16 possible 2-input gates


... some we know already, others are just silly

I																
Ν													_			
Ρ	Z									X	Ν		Ν		Ν	
U	Ε	A	A		В		X		N	Ν	0	A	0	В	A	0
T	R	Ν	>		>		0	0	0	0	Т	< =	Т	< =	N	N
AB	0	D	В	A	A	В	R	R	R	R	'B'	В	' <i>A</i> '	A	D	Ε
00	0	0	0	0	0	0	0	-0	1	1	1	1	1	1	1	1
01	0	0	0	0	1	1	1	1	0	0	0	0	1	1 1 0	1 1 1	1
10	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
11	0	4	0	4	0	4	0	4	0	+	0	+	0	+	0	+

How many of these gates can be implemented using a single CMOS gate?




We Can Make Most Gates Out of Others



How many different gates do we really need?

One Will Do!


NANDs and NORs are universal



Ah!, but what if we want more than 2-inputs

One Will Do!


NANDs and NORs are universal



Ah!, but what if we want more than 2-inputs

One Will Do!

NANDs and NORs are universal



Ah!, but what if we want more than 2-inputs


Stupid Gate Tricks

Suppose we have some 2-input XOR gates:

$$t_{pd} = 1$$

A	В	C
0	0	0
0	1	1
1	0	1
1	1	0
		l

And we want an N-input XOR:



 $t_{pd} = O(\underline{\hspace{1cm}}) -- WORST CASE.$

Can we compute N-input XOR faster?

output = 1
iff number of 1s
input is ODD
("ODD PARITY")

Stupid Gate Tricks


Suppose we have some 2-input XOR gates:

$$A \longrightarrow C$$

$$t_{pd} = 1$$

A	В	C
0	0	0
0	1	1
1	0	1
1	1	0
		l

And we want an N-input XOR:




 $t_{pd} = O(N) - WORST CASE.$

Can we compute N-input XOR faster?

output = 1 iff number of 1s input is ODD ("ODD PARITY")


I Think That I Shall Never See a Gate Lovely as a ...



N-input TREE has O(_____) levels...

Signal propagation takes O(_____) gate delays.


I Think That I Shall Never See a Gate Lovely as a ...



N-input TREE has O(_____) levels...

Signal propagation takes O(_____) gate delays.


I Think That I Shall Never See a Gate Lovely as a ...



N-input TREE has O(_____) levels...

Signal propagation takes O(______) gate delays.


I Think That I Shall Never See a Gate Lovely as a ...



N-input TREE has O(_____) levels...

Signal propagation takes O(_____) gate delays.


I Think That I Shall Never See a Gate Lovely as a ...



N-input TREE has O(log N) levels...

Signal propagation takes O(_____) gate delays.

I Think That I Shall Never See a Gate Lovely as a ...



N-input TREE has O(log N) levels...

Signal propagation takes $O(\frac{\log N}{\log N})$ gate delays.

Here's a Design Approach

Truth Table

C	В	A	У
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

- 1) Write out our functional spec as a truth table
- 2) Write down a Boolean expression for every '1' in the output

$$Y = \overline{CB}A + \overline{CB}A + \overline{CB}A + \overline{CB}A + \overline{CB}A$$

3) Wire up the gates, call it a day, and go home!

This approach will always give us logic expressions in a particular form: SUM-OF-PRODUCTS

Here's a Design Approach

Truth Table

C	В	A	У
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

- 1) Write out our functional spec as a truth table
- 2) Write down a Boolean expression for every '1' in the output

$$Y = \overline{CB}A + \overline{CB}A + \overline{CB}A + \overline{CB}A + \overline{CB}A$$

3) Wire up the gates, call it a day, and go home!

-it's systematic!

-it works!

-it's easy!

-we get to go home!


This approach will always give us logic expressions in a particular form:

SUM-OF-PRODUCTS

Straightforward Synthesis


We can implement
SUM-OF-PRODUCTS
with just three levels of logic.


INVERTERS/AND/OR



"Pushing Bubbles"

NAND-NAND







 $\overline{AB} = \overline{A} + \overline{B}$

"Pushing Bubbles"

NAND-NAND







 $\overline{AB} = \overline{A} + \overline{B}$

"Pushing Bubbles"

NAND-NAND








 $\overline{AB} = \overline{A} + \overline{B}$

"Pushing Bubbles"

NAND-NAND










 $\overline{AB} = \overline{A} + \overline{B}$

"Pushing Bubbles"

NAND-NAND









 $\overline{AB} = \overline{A} + \overline{B}$

"Pushing Bubbles"






 $\overline{A}\overline{B} = \overline{A + B}$



 $\overline{AB} = \overline{A} + \overline{B}$

"Pushing Bubbles"







$$\frac{C}{A}$$

$$\frac{B}{XYZ} = X + Y + Z$$


 $\overline{A}\overline{B} = \overline{A + B}$






"Pushing Bubbles"









$$\overline{A}\overline{B} = \overline{A + B}$$

 $\overline{XYZ} = \overline{X} + \overline{Y} + \overline{Z}$









$$\overline{x+y} = \overline{xy}$$



"Pushing Bubbles"









$$\bar{A}\bar{B}=\overline{A+B}$$


$$\overline{XYZ} = \overline{X} + \overline{Y} + \overline{Z}$$








$$\overline{x+y} = \overline{xy}$$




An Interesting 3-Input Gate


Based on C, select the A or B input to be copied to the output Y.

Truth Table




2-input Multiplexer







С	В	A	У
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

A 4-input Mux (implemented as a tree)





A 4-input Mux (implemented as a tree)






A 4-input Mux (implemented as a tree)







A 4-bit wide Mux





A 4-input Mux (implemented as a tree)





A 4-bit wide Mux






Mux Logic Synthesis

Consider implementation of some arbitrary Boolean function, F(A,B)

... using a MULTIPLEXER as the only circuit element:

Α	В	C_{in}	C_{out}
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



Mux Logic Synthesis

Consider implementation of some arbitrary Boolean function, F(A,B) Full-Adder Carry Out Logic ... using a MULTIPLEXER as the only circuit element: C_{out} 0 5 0 6 A,B,Cin