# Memory, Latches, & Registers



- 1) Structured Logic Arrays
- 2) Memory Arrays
- 3) Transparent Latches
- 4) How to save
  - a few bucks
  - at toll booths
- 5) Edge-triggered Registers

#### General Table Lookup Synthesis



Generalizing:

Remember from a few lectures ago that, in theory, we can build any 1-output combinational logic block with multiplexers.

For an N-input function we need a \_\_\_\_\_ input multiplexer.

BIG Multiplexers? How about 10-input function? 20-input?

#### General Table Lookup Synthesis



Generalizing:

Remember from a few lectures ago that, in theory, we can build any 1-output combinational logic block with multiplexers.

For an N-input function we need a  $2^{N}$  input multiplexer.

BIG Multiplexers? How about 10-input function? 20-input?

# A Mux's Guts

Decoder Selector Multiplexers 00 can be partitioned 0 into two sections. B **I**<u>01</u> A decoder generates A DECODER that all possible У identifies the B product terms for desired input, and 10 a set of A inputs 2 a SELECTOR that B 11 enables that input A onto the output. 3 B

Hmmm, by sharing the decoder part of the logic MUXs could be adapted to make lookup tables with any number of outputs

#### A New Combinational Device



DECODER:

k SELECT inputs,

 $N = 2^k DATA OUTPUTs.$ 

Selected D<sub>j</sub> HIGH; all others LOW. Have I mentioned that HIGH is a synonym for '1' and LOW means the same as '0'

J.

NOW, we are well on our way to building a general purpose table-lookup device.

We can build a 2-dimensional ARRAY of decoders and selectors as follows ...



We can build a general purpose "table-lookup" device called a Read-Only Memory (ROM), from which we can implement any truth table and, thus, any combinational device

Made from PREWIRED connections  $lacksymbol{\Theta}$ , and CONFIGURABLE connections that can be either connected  $\oslash$  or not connected  $\bigcirc$ 



We can build a general purpose "table-lookup" device called a Read-Only Memory (ROM), from which we can implement any truth table and, thus, any combinational device

Made from PREWIRED connections  $lacksymbol{\Theta}$ , and CONFIGURABLE connections that can be either connected  $\oslash$  or not connected  $\bigcirc$ 



We can build a general purpose "table-lookup" device called a Read-Only Memory (ROM), from which we can implement any truth table and, thus, any combinational device

Made from PREWIRED connections  $lacksymbol{\Theta}$ , and CONFIGURABLE connections that can be either connected  $\oslash$  or not connected  $\bigcirc$ 



We can build a general purpose "table-lookup" device called a Read-Only Memory (ROM), from which we can implement any truth table and, thus, any combinational device

Made from PREWIRED connections  $\bigcirc$ , and CONFIGURABLE connections that can be either connected  $\oslash$  or not connected  $\bigcirc$ 

# Logic According to ROMs

ROMs ignore the structure of combinational functions ...

- Size, layout, and design are independent of function
- Any Truth table can be "programmed" by minor reconfiguration:
  - Metal layer (masked ROMs)
  - Fuses (Field-programmable PROMs)
  - Charge on floating gates (EPROMs) ... etc.

Model: LOOK UP value of function in truth table... Inputs: "ADDRESS" of a T.T. entry ROM SIZE = # TT entries... ... for an N-input boolean function, size = \_\_\_

# Logic According to ROMs

ROMs ignore the structure of combinational functions ...

- Size, layout, and design are independent of function
- Any Truth table can be "programmed" by minor reconfiguration:
  - Metal layer (masked ROMs)
  - Fuses (Field-programmable PROMs)
  - Charge on floating gates (EPROMs) ... etc.

Model: LOOK UP value of function in truth table... Inputs: "ADDRESS" of a T.T. entry ROM SIZE = # TT entries... ... for an N-input boolean function, size =  $\frac{2^N \times \#outputs}{2^N \times \#outputs}$ 

# Analog Storage: Using Capacitors

We've chosen to encode information using voltages and we know from physics that we can "store" a voltage as "charge" on a capacitor:



To write:

Drive bit line, turn on access fet,

force storage cap to new voltage To read:

precharge bit line, turn on access fet, detect (small) change in bit line voltage Pros:

compact!

Cons:

- it leaks!  $\Rightarrow$  refresh
- complex interface
- reading a bit, destroys it (you have to rewrite the value after each read)
- it's NOT a digital circuit

# This storage circuit is the basis for commodity DRAMs

#### **DRAM** Organization



#### **DRAM Errors**

- •Typical RAM cell stores about 75 fC (femtocoulombs) of charge.
- •That's about  $\frac{1}{2}$  million electrons
- •Or at 3 Volts about 1.5 MeV (megaelectron volts)
- •Sounds like a lot!
- •Until you consider other sources.
- •Google reports that error rates are 100's to 1000's of times higher than thought. Over 3700 errors per DIMM per year.



Cosmic Ray Flux vs Particle Energy (link)













# Looking Under the Covers

Let's take a quick look at the equivalent circuit for our MUX when the gate is LOW (the feedback path is active)



This storage circuit is the basis for commodity SRAMs

Advantages:

1) Maintains remembered state for as

long as power is applied.

2) State is DIGITAL

Disadvantage:

1) Requires more transistors

BIG IDEA: use positive feedback to maintain storage indefinitely. Our logic gates are built to restore marginal signal levels, so noise shouldn't be a problem!



Result: a bistable storage element

BIG IDEA: use **positive feedback** to maintain storage indefinitely. Our logic gates are built to restore marginal signal levels, so noise shouldn't be a problem!



BIG IDEA: use positive feedback to maintain storage indefinitely. Our logic gates are built to restore marginal signal levels, so noise shouldn't be a problem!



BIG IDEA: use **positive feedback** to maintain storage indefinitely. Our logic gates are built to restore marginal signal levels, so noise shouldn't be a problem!



#### Static D Latch



"static" means latch will hold data (i.e., value of Q) while G is inactive, however long that may be.

Design of sequential circuits MUST guarantee that inputs to sequential devices are valid and stable during periods when they may influence state changes. This is assured with additional timing specifications.



Design of sequential circuits MUST guarantee that inputs to sequential devices are valid and stable during periods when they may influence state changes. This is assured with additional timing specifications.



t<sub>PULSE</sub>: minimum pulse width

guarantee G is active for long enough for latch to capture data

Design of sequential circuits MUST guarantee that inputs to sequential devices are valid and stable during periods when they may influence state changes. This is assured with additional timing specifications.



t<sub>PULSE</sub>: minimum pulse width

guarantee G is active for long enough for latch to capture data  $t_{SETUP}$ : setup time

guarantee that D value has propagated through feedback path before latch closes

Design of sequential circuits MUST guarantee that inputs to sequential devices are valid and stable during periods when they may influence state changes. This is assured with additional timing specifications.



t<sub>PULSE</sub>: minimum pulse width

guarantee G is active for long enough for latch to capture data  $t_{SETUP}$ : setup time

guarantee that D value has propagated through feedback path before latch closes

t<sub>HOLD</sub>: hold time

guarantee latch is closed and Q is stable before allowing D to change



![](_page_31_Picture_1.jpeg)

Here's a strategy for saving 2 bucks the next time you find yourself at a toll booth!

![](_page_32_Picture_2.jpeg)

TOLI

Here's a strategy for saving 2 bucks the next time you find yourself at a toll booth!

#### WARNING:

Professional Drivers Used! DON'T try this

At home!

![](_page_34_Picture_1.jpeg)

![](_page_35_Picture_1.jpeg)

![](_page_36_Picture_1.jpeg)

![](_page_37_Picture_1.jpeg)

![](_page_38_Picture_1.jpeg)

![](_page_39_Picture_1.jpeg)

![](_page_40_Picture_1.jpeg)

![](_page_41_Picture_1.jpeg)

![](_page_42_Picture_1.jpeg)

![](_page_43_Picture_1.jpeg)

![](_page_44_Figure_1.jpeg)

![](_page_45_Picture_2.jpeg)

![](_page_46_Picture_2.jpeg)

![](_page_47_Picture_2.jpeg)

![](_page_48_Picture_2.jpeg)

The Solution: Add two gates and only open one at a time.

![](_page_49_Figure_2.jpeg)

KEY: At no time is there an open path through both gates...

![](_page_50_Figure_0.jpeg)

#### **Observations:**

• only one latch "transparent" at any time:

Transitions mark / *instants*, not / intervals

- master closed when slave is open (CLK is high)
- slave closed when master is open (CLK is low)  $\rightarrow$  no combinational path through flip flop
- Q only changes shortly after 0 →1 transition of CLK, so flip flop appears to be "triggered" by rising edge of CLK

# Flip Flop Waveforms

![](_page_51_Figure_1.jpeg)

![](_page_52_Figure_0.jpeg)

- Must allow time for the input's value to propagate to the Master's output while CLK is LOW.
  - This is called "SET-UP" time
- Must keep the input stable, just after CLK transitions to HIGH. This is insurance in case the SLAVE's gate opens just before the MASTER's gate closes.
  - This is called "HOLD-TIME"
  - Can be zero (or even negative!)
- Assuring "set-up" and "hold" times is what limits a computer's performance

![](_page_53_Figure_1.jpeg)

![](_page_53_Figure_2.jpeg)

![](_page_54_Figure_1.jpeg)

 $t_{PD}$ : maximum propagation delay, CLK  $\rightarrow Q$ 

![](_page_55_Figure_1.jpeg)

 $t_{PD}$ : maximum propagation delay, CLK  $\rightarrow$ Q

![](_page_56_Figure_1.jpeg)

 $t_{PD}$ : maximum propagation delay, CLK  $\rightarrow$ Q

t<sub>SETUP</sub>: setup time

guarantee that D has propagated through feedback path before master closes

![](_page_57_Figure_1.jpeg)

![](_page_57_Figure_2.jpeg)

 $t_{PD}$ : maximum propagation delay, CLK  $\rightarrow$ Q

t<sub>SETUP</sub>: setup time

guarantee that D has propagated through feedback path before master closes

#### $\mathbf{t}_{\text{HOLD}}$ : hold time

guarantee master is closed and data is stable before allowing D to change

#### Summary

• Regular Arrays can be used to implement arbitrary logic functions

- ROMs decode every input combination (fixed-AND array) and compute the output for it (customized-OR array)
- PLAs decode an minimal set of input combinations (both AND and OR arrays customized)
- Memories
  - ROMs are HARDWIRED memories
  - RAMs include storage elements at each WORD-line and BIT-line intersection
  - dynamic memory: compact, only reliable short-term
  - static memory: controlled use of positive feedback
- Level-sensitive D-latches for static storage
- Dynamic discipline (setup and hold times)