

[pollev.com/kakiryan](http://pollev.com/kakiryan)

# COMP311: *COMPUTER ORGANIZATION!*

Lecture 25: A 5-stage Pipeline & Performance  
Analysis

[tinyurl.com/comp311-fa25](http://tinyurl.com/comp311-fa25)





SIT IN YOUR ASSIGNED  
SEAT FROM LAST QUIZ!



# PIPELINING REVIEW!



# Our Goal

A simple 3-stage pipeline:

Fetch:

Instruction memory access


Decode:

Decode instruction  
Get source register operands

Execute:

ALU operation  
Write-back destination register

↓  
update in memory






# How Instructions flow

Consider the following instruction sequence:

Progress in a three-stage pipeline

Once filled, at every clock there are 3 instructions at various stages of execution.

→  $\begin{matrix} \dots \\ \text{sub} & \text{t1, t1, t2} \\ \text{addi} & \text{t2, t2, 2} \\ \text{andi} & \text{t0, t0, 1} \\ \text{slt} & \text{t2, t2, t0} \end{matrix}$




# How Instructions flow

Consider the following instruction sequence:

Progress in a three-stage pipeline

Once filled, at every clock there are 3 instructions at various stages of execution.

...  
sub t1, t1, t2  
→ addi t2, t2, 2  
andi t0, t0, 1  
slt t2, t2, t0



# How Instructions flow


Consider the following instruction sequence:

Progress in a three-stage pipeline

Once filled, at every clock there are 3 instructions at various stages of execution.

```

...
sub    t1, t1, t2
addi   t2, t2, 2
andi   t0, t0, 1
slt    t2, t2, t0
    
```



# How Instructions flow



Consider the following instruction sequence:

Progress in a three-stage pipeline

Once filled, at every clock there are 3 instructions at various stages of execution.

```

...
sub    t1, t1, t2
addi   t2, t2, 2
andi   t0, t0, 1
slt    t2, t2, t0
    
```



# How Instructions flow


Consider the following instruction sequence:

Progress in a three-stage pipeline


Once filled, at every clock there are 3 instructions at various stages of execution.

```

...
sub    t1, t1, t2
addi   t2, t2, 2
andi   t0, t0, 1
slt    t2, t2, t0
    
```



Source operands are fetched in this stage



Destination operands are updated in this stage



# Simple Instruction flow

Consider the following instruction sequence:

Instruction becomes available at the


end of the Fetch stage

Operands at the end of Decode

Destination and ALU flags are updated at the end of Execute

```

...
sub    t1, t1, t2
addi   t2, t2, 2
andi   t0, t0, 1
slt    t2, t2, t0
    
```



# Splitting our Datapath into 5 Stages

- Instruction Fetch
  - Reading the instruction from memory
- Instruction Decode
  - Splitting up the instruction, generating control signals, and reading the register file
  - Jump address calculation
- Execute
  - ALU Operation
  - Branch address calculation
- Memory
  - Reading/writing data memory
- Writeback
  - Writing the result to the register file




# Datapath Split into 5 Stages

IF: Instruction fetch      ID: Instruction decode/  
register file read      EX: Execute/  
address calculation      MEM: Memory access      WB: Write back

This version of the full data path has some details abstracted away for readability/tracing purposes.

This datapath has support for:


- R-type arithmetic
- I-type arithmetic
- Loads
- Stores
- BEQ
- JAL



Challenge Q: What HW would need to be added to support JALR? Other types of branches? (the full ALU control unit also missing...)


# Instruction Fetch

Reading the instruction from memory




# Instruction Decode

- Splitting up the instruction fields
- Generating control signals
- Reading the register file
- Jump address calculation




# Execute

- ALU Operation
- Branch address calculation




# Memory

Reading/writing data  
memory




# Writeback

Writing the result to the register file



# 5-Stage Pipeline



We add in pipeline registers to separate each stage


# Stages Used by Each Instruction

Instruction	Fetch	Decode	Execute	Memory	Writeback
arithmetic and logical (add, addi, or, etc)					
sw					
lw					
branch					
j					

# Stages Used by Each Instruction

Instruction	Fetch	Decode	Execute	Memory	Writeback
arithmetic and logical (add, addi, or, etc)	X	X	X		X
<del>sw</del>	<del>X</del>	<del>X</del>	<del>X</del>	<del>X</del>	
lw	<del>X</del>	<del>X</del>	<del>X</del>	<del>X</del>	X
branch	<del>X</del>	<del>X</del>	<del>X</del>		
j	<del>X</del>	<del>X</del>			

# Stages Used by Each Instruction



Instruction	Fetch	Decode	Execute	Memory	Writeback
arithmetic and logical (add, addi, or, etc)	X	X	X		X
sw	X	X	X	X	
lw	X	X	X	X	X
branch	X	X	X		
j	X	X			

# Time Needed for Each Stage

	<b>Fetch</b>	<b>Decode</b>	<b>Execute</b>	<b>Memory</b>	<b>Writeback</b>
Time	200ps	100ps	200ps	200ps	100ps




# Time Needed for Each Instruction

	Fetch	Decode	Execute	Memory	Writeback
Time	200ps	100ps	200ps	200ps	100ps

Instruction	Fetch	Decode	Execute	Memory	Writeback
arithmetic and logical (add, addi, or, etc)	X	X	X		X
sw	<del>X</del>	<del>X</del>	<del>X</del>	<del>X</del>	
lw	<del>X</del>	<del>X</del>	<del>X</del>	<del>X</del>	<del>X</del>
branch	<del>X</del>	<del>X</del>	<del>X</del>		
j	<del>X</del>	<del>X</del>			

Total Time
$200\text{ps} + 100\text{ps} + 200\text{ps} + 100\text{ps} = 600\text{ps}$
700ps

# Time Needed for Each Instruction




	Fetch	Decode	Execute	Memory	Writeback
Time	200ps	100ps	200ps	200ps	100ps

Instruction	Fetch	Decode	Execute	Memory	Writeback
arithmetic and logical (add, addi, or, etc)	X	X	X		X
sw	X	X	X	X	
lw	X	X	X	X	X
branch	X	X	X		
j	X	X			

Total Time
$200\text{ps} + 100\text{ps} + 200\text{ps} + 100\text{ps} = 600\text{ps}$
$200 + 100 + 200 + 200 = 700\text{ps}$
$200 + 100 + 200 + 200 + 100 = 800\text{ps}$
$200 + 100 + 200 = 500\text{ps}$
$200 + 100 = 300\text{ps}$

# Min Clock Period

- What is the minimum clock period that will work for all instructions?
  - Assuming a clock-to-q delay of 20ps



# Minimum Clock Period

- To execute an **arithmetic or logical (add, addi, or, etc)** instruction, the clock period must be at least **620ps**
- To execute a **sw** instruction, the clock period must be at least **720ps**
- To execute a **lw** instruction, the clock period must be at least **820ps**
- To execute a **branch** instruction, the clock period must be at least **520ps**
- To execute a **jump** instruction, the clock period must be at least **320ps**
  
- Load word is the slowest instruction
  - Therefore, the shortest clock period that will work for all instructions is **820ps**


# Single Cycle Datapath Timing

- It takes one clock cycle to execute one instruction
- If we need to execute 100 instructions, it will take 100 clock cycles
- If we set our clock period to 820ps, it will take
  - 820ps to execute one instruction
  - 82,000ps to execute 100 instructions

# Executing Instructions on Our Pipelined Datapath


```
add x8, x6, x7
lw  x9, 100(x0)
sub x8, x9, x20
sw  x10, 0(x20)
or  x21, x11, x12
```

# Cycle 0



`add x8, x6, x7`


# Cycle 1




`lw x9, 100(x0)`

`add x8, x6, x7`

# Cycle 2



# Cycle 3




sw x10, 0(x20)

sub x8, x9, x20

lw x9, 100(x0) add x8, x6, x7

# Cycle 4



or x21, x11, x12


sw x10, 0(x20)

sub x8, x9, x20

lw x9, 100(x0)


add x8, x6, x7

# Cycle 5




or x21, x11, x12    sw x10, 0(x20)    sub x8, x9, x20    lw x9, 100(x0)

# Cycle 6




or x21, x11, x12 sw x10, 0(x20) sub x8, x9, x20

# Cycle 7



or x21, x11, x12 sw x10, 0(x20)


# Cycle 8



or x21, x11, x12

# Determine the Min Clock Period

The clock-to-q delay of a pipeline register is 20ps



# Latency

- What is the latency of executing a single instruction on
  - *The single cycle datapath with a clock period of 820ps?*
  - *The 5-stage pipelined datapath with a clock period of 220ps?*

# Speedup

- What is the speedup of executing the following set of instructions on a single-cycle vs pipelined datapath assuming
  - *single-cycle clock period = 820 ps*
  - *pipelined clock period = 220 ps*

$$\text{speedup} = \frac{\text{single cycle execution time}}{\text{pipelined execution time}}$$
