

COMP311: *COMPUTER ORGANIZATION!*

Lecture 9: Priority Encoders, Simple Adders

tinyurl.com/comp311-sp26



KARNAUGH MAPS



Recall: Boolean Algebra simplification

$$ABC + AB\bar{C} + \overline{AC}B + ACB + \overline{\overline{AB}\bar{C}\bar{D}} + \overline{\overline{AB} + \bar{C}}$$

$$AB(C + \bar{C}) + B(\overline{AC} + AC) + AB + C + D + (\overline{\overline{AB}})C$$

$$AB(1) + B(1) + AB + C + D + (A + \bar{B})C$$

$$AB + B + AB + C + D + AC + \bar{B}C$$

$$AB + B + C + D + AC + \bar{B}C$$

$$B(A + 1) + C(1 + A) + \bar{B}C + D$$

$$B(1) + C(1) + \bar{B}C + D$$

$$B + C + \bar{B}C + D$$

$$B + C(1 + \bar{B}) + D$$

$$B + C(1) + D$$

$$B + C + D$$

Let's use a K-Map Instead

1. Put the equation in SOP form.
2. Fill out the K-Map.
3. Find the simplified equation.

Using a K-Map to Simplify a Boolean Equation

1. Put the equation in SOP form
2. Fill out the K-Map
3. Find the simplified equation

$$ABC + AB\bar{C} + \overline{ACB} + ACB + \overline{\overline{ABC}\bar{D}} + \overline{AB + \bar{C}}$$

(Handwritten annotations: circles around $\overline{ACB}$, $\overline{\overline{ABC}\bar{D}}$, and $\overline{AB + \bar{C}}$ with 'X' marks below them)

AB \ CD	CD			
	00	01	11	10
00				
01				
11				
10				

Using a K-Map to Simplify a Boolean Equation

$$ABC + AB\bar{C} + \overline{AC}B + ACB + \overline{\overline{A}\overline{B}\overline{C}\overline{D}} + \overline{\overline{A}B + \bar{C}}$$

1. Put the equation in SOP form

$$ABC + AB\bar{C} + \bar{A}B + \bar{A}C + ACB + AB + C + D + AC + \bar{B}C$$

Simpler boolean terms
 $\Rightarrow$ bigger groups

Using a K-Map to Simplify a Boolean Equation

1. Put the equation in SOP form
2. Fill out the K-Map

$$D + B + C$$

		CD			
AB		00	01	11	10
	00	0	<u>1</u>	<u>1</u>	1
	01	1	<u>1</u>	<u>1</u>	<u>1</u>
	11	1	<u>1</u>	<u>1</u>	1
	10	0	<u>1</u>	<u>1</u>	1

$$ABC + ABC\bar{C} + \bar{A}B + \bar{A}C + ACB + AB + C + D + AC + \bar{B}C$$

Using a K-Map to Simplify a Boolean Equation

1. Put the equation in SOP form
2. Fill out the K-Map
3. Find the simplified equation

$$B + C + D$$

AB \ CD	CD				
	00	01	11	10	
00	0	1	1	1	
01	1	1	1	1	
11	1	1	1	1	
10	0	1	1	1	

Reminder of where we are going!

CPU
↓

arithmetic

multiplexers

logic gates

transistors

digital logic abstraction

0/1s $\hat{=}$ electricity voltage



PRIORITY ENCODERS



Multiple Output Circuits

A	B	C	Y_1	Y_0
0	0	0	1	1
0	0	1	1	0
0	1	0	1	0
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	0	1

Multiple Output Circuits


A	B	C	Y_1	Y_0
0	0	0	1	1
0	0	1	1	0
0	1	0	1	0
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	0	1

$$\rightarrow Y_1 = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC$$


$$\rightarrow Y_1 = \bar{A}$$

$$Y_0 = \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + ABC$$


$$Y_0 = \bar{B}\bar{C} + ABC$$




Wire Crossing Notation



Not connected



Connected



Connected




Priority Circuit

I want to design a circuit that will determine who can reserve a classroom space.


Anyone who wants to reserve the room will assert their input (set their input to 1).

The order of priority for room reservations is the chancellor, professors, TAs, and students. Assume that only one person from each category will submit a request at a given time. The requestor with the highest priority will get the room reservation.



The output that is 1 will tell us who gets the room reservation (only one output will be 1 at any time)

Circuit Design Activity



A ₃	A ₂	A ₁	A ₀	Y ₃	Y ₂	Y ₁	Y ₀
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	0
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	0
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	0
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0				
1	0	1	1				
1	1	0	0				
1	1	0	1				
1	1	1	0				
1	1	1	1				



1. Fill in the truth table
2. Write down the simplified SOP equation
3. Draw the circuit diagram

Create the truth table for this circuit

A ₃	A ₂	A ₁	A ₀	Y ₃	Y ₂	Y ₁	Y ₀
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	0
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	0
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	0
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0	1	0	0	0
1	0	1	1	1	0	0	0
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	0
1	1	1	0	1	0	0	0
1	1	1	1	1	0	0	0

Find the simplified SOP equation for each output

A ₃	A ₂	A ₁	A ₀	Y ₃	Y ₂	Y ₁	Y ₀
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	0
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	0
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	0
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0	1	0	0	0
1	0	1	1	1	0	0	0
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	0
1	1	1	0	1	0	0	0
1	1	1	1	1	0	0	0


$$Y_3 = A_3$$

$$Y_2 = \overline{A_3}A_2$$

$$Y_1 = \overline{A_3}\overline{A_2}A_1$$

$$Y_0 = \overline{A_3}\overline{A_2}\overline{A_1}A_0$$

The schematic



$$Y_3 = A_3$$

$$Y_2 = \overline{A_3}A_2$$

$$Y_1 = \overline{A_3}\overline{A_2}A_1$$

$$Y_0 = \overline{A_3}\overline{A_2}\overline{A_1}A_0$$

Don't Cares in the Priority Circuit

Whenever $A_3 = 1$...

- $Y_3 = 1$
- $Y_2 = 0$
- $Y_1 = 0$
- $Y_0 = 0$

It does not matter
and A_0 are!

We can say that
"care" about the
 A_2 , A_1 , and A_0

✓ X

Don't-cares can be used to simplify logic!

For input combinations that never occur, the designer may assume either 1 or 0, whichever is more useful to achieving a minimum-cost implementation.

A_3	A_2	A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	0	0	0	0	0
0	1	0	1	0	0	0	0
0	1	1	0	0	0	0	0
0	1	1	1	0	0	0	0
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0	1	0	0	0
1	0	1	1	1	0	0	0
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	0
1	1	1	0	1	0	0	0
1	1	1	1	1	0	0	0

Don't Cares in the Priority Circuit

Whenever $A_3 = 1$...

- $Y_3 = 1$
- $Y_2 = 0$
- $Y_1 = 0$
- $Y_0 = 0$

It does not matter what A_2 , A_1 , and A_0 are!

We can say that we “**don't care**” about the values of A_2 , A_1 , and A_0

A_3	A_2	A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	0
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	0
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	0
1	X	X	X	1	0	0	0



Don't Cares in the Priority Circuit

Whenever $A_3 = 0$ and $A_2 = 1$

- $Y_3 = 0$
- $Y_2 = 1$
- $Y_1 = 0$
- $Y_0 = 0$

It does not matter what A_1 , and A_0 are

We can say that we “**don’t care**” about the values of A_1 and A_0

A_3	A_2	A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	0
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	0
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	0
1	X	X	X	1	0	0	0

Don't Cares in the Priority Circuit

Whenever $A_3 = 0$ and $A_2 = 1$

- $Y_3 = 0$
- $Y_2 = 1$
- $Y_1 = 0$
- $Y_0 = 0$

It does not matter what A_1 , and A_0 are

We can say that we “**don’t care**” about the values of A_1 and A_0

A_3	A_2	A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	0
0	1	X	X	0	1	0	0
1	X	X	X	1	0	0	0

Don't Cares in the Priority Circuit

Whenever $A_3 = 0$, $A_2 = 0$, and $A_1 = 1$

- $Y_3 = 0$
- $Y_2 = 0$
- $Y_1 = 1$
- $Y_0 = 0$

It does not matter what A_0 is

A_3	A_2	A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	0
0	1	X	X	0	1	0	0
1	X	X	X	1	0	0	0

We can say that we “don’t care” about the value A_0

Don't Cares in the Priority Circuit

Whenever $A_3 = 0$, $A_2 = 0$, and $A_1 = 1$

- $Y_3 = 0$
- $Y_2 = 0$
- $Y_1 = 1$
- $Y_0 = 0$

It does not matter what A_0 is

A_3	A_2	A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	X	0	0	1	0
0	1	X	X	0	1	0	0
1	X	X	X	1	0	0	0

We can say that we “don’t care” about the value A_0

$$\begin{aligned} Y_3 &= A_3 & Y_0 &= \overline{A_3} \overline{A_2} \overline{A_1} A_0 \\ Y_2 &= \overline{A_3} A_2 & & \\ Y_1 &= \overline{A_3} \overline{A_2} A_1 & & \end{aligned}$$

Boolean Equations from Don't Cares

A ₃	A ₂	A ₁	A ₀	Y ₃	Y ₂	Y ₁	Y ₀
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	X	0	0	1	0
0	1	X	X	0	1	0	0
1	X	X	X	1	0	0	0

$$\begin{aligned}Y_3 &= \overline{A_3} \\Y_2 &= \overline{A_3} \overline{A_2} \\Y_1 &= \overline{A_3} \overline{A_2} \overline{A_1} \\Y_0 &= \overline{A_3} \overline{A_2} \overline{A_1} A_0\end{aligned}$$

Transforming the inputs to don't cares makes finding the simplified SOP equations much easier!

Output Values Can Also Be Don't Care!

A	B	Y
0	0	1
0	1	X
1	0	0
1	1	0

When A is 0 and B is 1, the output can be 0 or 1!

Output Values Can Also Be Don't Care!

There are two possible implementations of this truth table

A	B	Y
0	0	1
0	1	X
1	0	0
1	1	0

Output Values Can Also Be Don't Care!

There are two possible implementations of this truth table

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

Since the output of row 1 can be either a 0 or 1, let's see what happens if we treat the output as 0.

$$Y = \overline{A} \overline{B}$$


Output Values Can Also Be Don't Care!

There are two possible implementations of this truth table

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

If we treat the X as a 0, then we get the following circuit:

$$Y = \bar{A}\bar{B}$$



Output Values Can Also Be Don't Care!

There are two possible implementations of this truth table

A	B	Y
0	0	1
0	1	1
1	0	0
1	1	0

Since the output of row1 can be either a 0 or 1, let's see what happens if we treat the output as 1.

$$Y = \overline{A}$$


Output Values Can Also Be Don't Care!

There are two possible implementations of this truth table

A	B	Y
0	0	1
0	1	1
1	0	0
1	1	0


If we treat the X as a 1, then we get the following circuit:

$$Y = \bar{A}$$



Which circuit should I choose for my design?

$$Y = \bar{A}\bar{B}$$




$$Y = \bar{A}$$



Which circuit should I choose for my design?

$$Y = \bar{A}\bar{B}$$



$$Y = \bar{A}$$



This circuit is better because it contains fewer transistors

Don't Care Outputs

larger groups $\Rightarrow$

simpler terms $\Rightarrow$

fewer

- When designing our circuits, we will treat X as a 0 or a 1 depending on which decision yields the fewest number of transistors.
- How do we know which decision is better?
 - In a K-map, if treating the X as a 1 yields fewer or larger circles, then treat it as a 1.
 - If not, treat the X as a 0.
 - If there are multiple X's in a truth table, handle them individually
 - i.e. you can treat some X's as 1s and some X's as 0s

Don't Cares in K-Maps

A 4-variable Karnaugh map with variables AB (rows) and CD (columns). The map contains 1s at (AB=01, CD=01) and (AB=11, CD=01), which are circled in red. Don't care cells (X) are at (AB=01, CD=11) and (AB=11, CD=11), highlighted in green. All other cells contain 0s.

AB \ CD	00	01	11	10
00	0	0	0	0
01	0	1	X	0
11	0	1	X	0
10	0	0	0	0

Don't Cares in K-Maps

- There are four ways we can interpret these don't cares. Which way yields the design with the fewest transistors?

AB	CD				
		00	01	11	10
	00	0	0	0	0
	01	0	1	0	0
	11	0	1	1	0
	10	0	0	0	0

AB	CD				
		00	01	11	10
	00	0	0	0	0
	01	0	1	1	0
	11	0	1	1	0
	10	0	0	0	0

AB	CD				
		00	01	11	10
	00	0	0	0	0
	01	0	1	0	0
	11	0	1	0	0
	10	0	0	0	0

AB	CD				
		00	01	11	10
	00	0	0	0	0
	01	0	1	1	0
	11	0	1	0	0
	10	0	0	0	0

Don't Cares in K-Maps

- There are four ways we can interpret these don't cares. Which way yields the design with the fewest transistors?

	CD				
AB		00	01	11	10
00	0	0	0	0	0
01	0	1	0	0	0
11	0	1	1	0	0
10	0	0	0	0	0

	CD				
AB		00	01	11	10
00	0	0	0	0	0
01	0	1	1	0	0
11	0	1	1	0	0
10	0	0	0	0	0

	CD				
AB		00	01	11	10
00	0	0	0	0	0
01	0	1	0	0	0
11	0	1	0	0	0
10	0	0	0	0	0

$$Y = B\bar{C}D$$

	CD				
AB		00	01	11	10
00	0	0	0	0	0
01	0	1	1	0	0
11	0	1	0	0	0
10	0	0	0	0	0

Don't Cares in K-Maps

- There are four ways we can interpret these don't cares. Which way yields the design with the fewest transistors?

	CD				
AB		00	01	11	10
00	0	0	0	0	0
01	0		1	0	0
11	0		1	1	0
10	0	0	0	0	0

$$Y = B\bar{C}D + ABD$$

	CD				
AB		00	01	11	10
00	0	0	0	0	0
01	0		1	1	0
11	0		1	1	0
10	0	0	0	0	0

	CD				
AB		00	01	11	10
00	0	0	0	0	0
01	0		1	0	0
11	0		1	0	0
10	0	0	0	0	0

$$Y = B\bar{C}D$$

	CD				
AB		00	01	11	10
00	0	0	0	0	0
01	0		1	1	0
11	0		1	0	0
10	0	0	0	0	0

Don't Cares in K-Maps

- There are four ways we can interpret these don't cares. Which way yields the design with the fewest transistors?

		CD			
AB		00	01	11	10
	00	0	0	0	0
	01	0	1	0	0
	11	0	1	1	0
	10	0	0	0	0

$$Y = B\bar{C}D + ABD$$

		CD			
AB		00	01	11	10
	00	0	0	0	0
	01	0	1	1	0
	11	0	1	1	0
	10	0	0	0	0

		CD			
AB		00	01	11	10
	00	0	0	0	0
	01	0	1	0	0
	11	0	1	0	0
	10	0	0	0	0

$$Y = B\bar{C}D$$

		CD			
AB		00	01	11	10
	00	0	0	0	0
	01	0	1	1	0
	11	0	1	0	0
	10	0	0	0	0

$$Y = B\bar{C}D + \bar{A}BD$$

Don't Cares in K-Maps

$X_0 \rightarrow 1$
 $X_1 \rightarrow 1$

- There are four ways we can interpret these don't cares. Which way yields the design with the fewest transistors?

		CD			
		00	01	11	10
AB	00	0	0	0	0
	01	0	1	0	0
	11	0	1	1	0
	10	0	0	0	0

$$Y = B\bar{C}D + ABD$$

		CD			
AB		00	01	11	10
	00	0	0	0	0
	01	0	1	1	0
	11	0	1	1	0
	10	0	0	0	0

$$Y = BD$$

		CD			
AB		00	01	11	10
	00	0	0	0	0
	01	0	1	0	0
	11	0	1	0	0
	10	0	0	0	0

$$Y = B\bar{C}D$$

		CD			
AB		00	01	11	10
	00	0	0	0	0
	01	0	1	1	0
	11	0	1	0	0
	10	0	0	0	0

$$Y = B\bar{C}D + \bar{A}BD$$


This implementation contains the fewest number of transistors



MULTIPLEXERS REVIEW




2:1 Multiplexer (2:1 mux)



When $S = 0$, $Y = A$

When $S = 1$, $Y = B$




→ When $S = 0$, $Y = B$

When $S = 1$, $Y = A$

4:1 Multiplexer (4:1 mux)

- A circuit that chooses an output from among four inputs based on the value of a select signal



Create the gate-level implementation of a 4:1 Multiplexer (4:1 mux)

1. Fill in truth table
2. Find the equation
3. Draw the schematic

Create the gate-level implementation of a 4:1 Multiplexer (4:1 mux)

S1	S0	A	B	C	D	Y

Create the gate-level implementation of a 4:1 Multiplexer (4:1 mux)

S1	S0	A	B	C	D	Y
0	0	0	X	X	X	0
0	0	1	X	X	X	1
0	1	X	0	X	X	0
0	1	X	1	X	X	1
1	0	X	X	0	X	0
1	0	X	X	1	X	1
1	1	X	X	X	0	0
1	1	X	X	X	1	1

$$Y = A\bar{S}_1\bar{S}_0 + B\bar{S}_1S_0 + CS_1\bar{S}_0 + DS_1S_0$$



4:1 Multiplexer (4:1 mux)

Equation

$$Y = A\bar{S}_1\bar{S}_0 + B\bar{S}_1S_0 + CS_1\bar{S}_0 + D S_1S_0$$


Diagram

4:1 Multiplexer (4:1 mux)

Equation

$$Y = \underbrace{A\bar{S}_1\bar{S}_0}_{(1)} + \underbrace{B\bar{S}_1S_0}_{(2)} + \underbrace{CS_1\bar{S}_0}_{(3)} + \underbrace{DS_1S_0}_{(4)}$$

Diagram



Multiplexers

- Create a 4:1 multiplexer out of 2:1 multiplexers.

A

B

C

D

S_1

S_0


S1	S0	Y
0	0	A
0	1	B
1	0	C
1	1	D

Y

Multiplexers

- Create a 4:1 multiplexer out of 2:1 multiplexers.

S1	S0	Y
0	0	A
0	1	B
1	0	C
1	1	D





ADDER CIRCUITS!




Recall: Binary Addition

add x3, x5, x7

$$\begin{array}{r} + 101 \\ 111 \\ \hline \end{array}$$

Recall: Binary Addition



Half Adder


- We'll start off by building a circuit that can add together two one-bit values
- This circuit will be able to add together the two bits in column 0

$$\begin{array}{r} 111 \\ + 101 \\ \hline 111 \\ \hline 100 \end{array}$$

Half Adder

- We'll start off by building a circuit that can add together two one-bit values
- This circuit will be able to add together the two bits in column 0

$$\begin{array}{r} 11\boxed{1} \leftarrow \text{Output: } C_0 \\ + 10\boxed{1} \leftarrow \text{Input: } A \\ + 11\boxed{1} \leftarrow \text{Input: } B \\ \hline 10\boxed{0} \leftarrow \text{Output: } S \end{array}$$



Half Adder

A	B	C_0	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$C_0 = A \cdot B$$

$$S = A \oplus B$$

$\begin{array}{r} C \\ \times \\ + 0 \\ \hline 0 \end{array}$	$\begin{array}{r} C \\ \times \\ + 0 \\ \hline 1 \end{array}$	$\begin{array}{r} C \\ \times \\ + 1 \\ \hline 0 \end{array}$	$\begin{array}{r} C \\ \checkmark \\ + 1 \\ \hline 1 \end{array}$
---	---	---	---

Half Adder

A	B	C ₀	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

carry bit

sum bit

Row 0

$$\begin{array}{r} \boxed{0} \\ + 0 \\ \hline \boxed{0} \end{array}$$

Row 1

$$\begin{array}{r} \boxed{0} \\ + 0 \\ \hline \boxed{1} \end{array}$$

Row 2

$$\begin{array}{r} \boxed{0} \\ + 1 \\ \hline \boxed{1} \end{array}$$

Row 3


$$\begin{array}{r} \boxed{1} \\ + 1 \\ \hline \boxed{0} \end{array}$$

Half Adder

A	B	C_0	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$S = A \oplus B$$

$$C_0 = AB$$



Full Adder

- We need to build a circuit that can add together three one-bit values


$$\begin{array}{r} 111 \\ + 101 \\ + 111 \\ \hline 100 \end{array}$$

Full Adder

- This circuit will be able to add together the three bits in column 1

Output: C_o

$$\begin{array}{r} \text{Input: } C_i \\ 1 \boxed{1} 1 \\ + \text{Input: } A \quad 1 \boxed{0} 1 \\ + \text{Input: } B \quad 1 \boxed{1} 1 \\ \hline \text{Output: } S \quad 1 \boxed{0} 0 \end{array}$$



Full Adder

A	B	C _i	C _o	S
0	0	0	0	
0	0	1	0	
0	1	0	0	
0	1	1	1	
1	0	0	0	
1	0	1	1	
1	1	0	1	
1	1	1	1	

1. Fill in truth table
2. Find the equations
3. Draw the schematic

1. Count the transistors in your design

		BC _i			
		00	01	11	10
A	0				
	1				

Hint: Maybe a K-Map would help for C_o