

COMP311: *COMPUTER ORGANIZATION!*

Lecture 18: The 5 Stage RISC-V CPU

tinyurl.com/comp311-sp26

5 STAGE RISC-V CPU!

Splitting our CPU Datapath into 5 Stages

- Instruction Fetch
 - Reading the instruction from memory
- Instruction Decode
 - Splitting up the instruction, generating control signals, and reading the register file
 - Jump address calculation
- Execute
 - ALU Operation
 - Branch address calculation
- Memory
 - Reading/writing data memory
- Writeback
 - Writing the result to the register file



Instructions pass through *all 5 stages*, but different work happens in each stage depending on the instruction type.

Behavior of instructions starts to diverge

Summary Table

Instruction Type	IF	ID	EX	MEM	WB
Arithmetic	✓	✓	ALU	—	Write result
LW	✓	✓	Addr calc	Read mem	Write result
SW	✓	✓	Addr calc	Write mem	—
Branch	✓	✓	Compare + branch	—	—
Jump	✓	✓	Jump target*	—	—

EX: Figure out what to do/action to take for specific instruction type

MEM: Only matters for loads/stores


WB: Only matters if we produce a value

Datapath Split into 5 Stages

This version of the full data path has some details abstracted away for readability/tracing purposes.

This datapath has support for:


- R-type arithmetic
- I-type arithmetic
- Loads
- Stores
- BEQ
- JAL



Challenge Q: What HW would need to be added to support JALR? Other types of branches? (the full ALU control unit also missing...)


Instruction Fetch

Reading the
instruction from
memory




Instruction Decode

- Splitting up the instruction fields
- Generating control signals
- Reading the register file
- Jump address calculation




Execute

- ALU Operation
- Branch address calculation




Memory

Reading/writing data
memory




Writeback

Writing the result to
the register file



5-Stage Pipeline



We add in pipeline registers to separate each stage

Stages Used by Each Instruction


Instruction	Fetch	Decode	Execute	Memory	Writeback
arithmetic and logical (add, addi, or, etc)					
sw					
lw					
branch					
j					

Stages Used by Each Instruction

Instruction	Fetch	Decode	Execute	Memory	Writeback
arithmetic and logical (add, addi, or, etc)	X	X	X		X
sw					
lw					
branch					
j					

Time Needed for Each Stage

	Fetch	Decode	Execute	Memory	Writeback
Time	200ps	100ps	200ps	200ps	100ps



Time Needed for Each Instruction

	Fetch	Decode	Execute	Memory	Writeback
Time	200ps	100ps	200ps	200ps	100ps

Instruction	Fetch	Decode	Execute	Memory	Writeback	Total Time
arithmetic and logical (add, addi, or, etc)	X	X	X		X	200ps + 100ps + 200ps + 100ps = 600ps
sw						
lw						
branch						
j						



Time Needed for Each Instruction

	Fetch	Decode	Execute	Memory	Writeback
Time	200ps	100ps	200ps	200ps	100ps

Instruction	Fetch	Decode	Execute	Memory	Writeback
arithmetic and logical (add, addi, or, etc)	X	X	X		X
sw	X	X	X	X	
lw	X	X	X	X	X
branch	X	X	X		
j	X	X			

Total Time
$200\text{ps} + 100\text{ps} + 200\text{ps} + 100\text{ps} = 600\text{ps}$
$200 + 100 + 200 + 200 = 700\text{ps}$
$200 + 100 + 200 + 200 + 100 = 800\text{ps}$
$200 + 100 + 200 = 500\text{ps}$
$200 + 100 = 300\text{ps}$

Min Clock Period


- What is the minimum clock period that will work for all instructions?
 - Assuming a clock-to-q delay of 20ps

Even though instructions conceptually pass through all stages in a pipeline, for this question assume a **single-cycle datapath** where only the required components contribute to delay

Single Cycle Datapath Timing


- It takes one clock cycle to execute one instruction
- If we need to execute 100 instructions, it will take 100 clock cycles
- If we set our clock period to 820ps, it will take
 - 820ps to execute one instruction
 - 82,000ps to execute 100 instructions

Executing Instructions on Our Pipelined Datapath




```
add x8, x6, x7
lw  x9, 100(x0)
sub x8, x9, x20
sw  x10, 0(x20)
or  x21, x11, x12
```

Cycle 0



`add x8, x6, x7`


Cycle 1




lw x9, 100(x0)

add x8, x6, x7

Cycle 2



Cycle 3




```
sw x10, 0(x20)
```

```
sub x8, x9, x20
```

lw x9, 100(x0)

```
sw x10, 0(x20)    sub x8, x9, x20    lw x9, 100(x0)    add x8, x6, x7
```

Cycle 4



or x21, x11, x12


sw x10, 0(x20)

sub x8, x9, x20

lw x9, 100(x0)


add x8, x6, x7

Cycle 5




or x21, x11, x12 sw x10, 0(x20) sub x8, x9, x20 lw x9, 100(x0)

Cycle 6




or x21, x11, x12 sw x10, 0(x20) sub x8, x9, x20

Cycle 7



or x21, x11, x12 sw x10, 0(x20)


Cycle 8



or x21, x11, x12

Determine the Min Clock Period

The clock-to-q delay of a pipeline register is 20ps



200ps

100ps

200ps

200ps

100ps

Latency


- What is the latency of executing a single instruction on
 - *The single cycle datapath with a clock period of 820ps?*
 - *The 5-stage pipelined datapath with a clock period of 220ps?*

Speedup

- What is the speedup of executing the following set of instructions on a single-cycle vs pipelined datapath assuming
 - *single-cycle clock period = 820 ps*
 - *pipelined clock period = 220 ps*

$$\text{speedup} = \frac{\text{single cycle execution time}}{\text{pipelined execution time}}$$

```
add x8, x6, x7
lw  x9, 100(x0)
sub x8, x9, x20
sw  x10, 0(x20)
or  x21, x11, x12
```



SOME REMAINING
RISC-V DETAILS...

Branch Encoding

- Target instruction
 - *The instruction the program will go to if the branch is taken*
- Byte offset to target instruction
 - *The distance, in bytes, between the current branch instruction and the instruction it would go to if the branch is taken*

Fill in the blanks


- The byte offset will always be a multiple of _____, which means that the last _____ bits of the byte offset will always be 0.

Generating the Branch Immediate

1. Compute the byte offset relative to $PC + 4$ (the next instruction)
2. Remove the bottom two bits (these will always be 0)

Branching Instructions: Changing the PC

The Program Counter, or PC, is a special register that points to the address of the next instruction to be fetched. There are special instructions for changing the PC. One type is Branching Instructions. Branches are to nearby place within +/- 512 instructions away.




Branch Examples

`bne x10,x0,else`  If the contents of x10 is not equal to 0 then branch to the nearby address with the label "else"

`blt x10,x0,neg`  If the contents of x10 is less than 0 then branch to the nearby address with the label "neg"

`loop: beq x0,x0,loop`  An infinite loop.



 `beq x0,x0,'s`
encoding.

Branch Immediate

- For each of the branch instructions below, what is the **byte offset** of the target instruction?

beq x4, x5, **elseif**

add x7, x8, x9

add x7, x8, x20

jal x0, exit

elseif:

bne x4, x6, **else**

add x7, x10, x11

add x7, x7, x12

add x7, x7, x8

jal x0, exit


else:

add x7, x8, x11

exit:

Branch Immediate

- For each of the branch instructions below, what is the **byte offset** of the target instruction?




PC Relative offsets

PC relative: make the code relocatable 😊

All branch offsets in RISC-V are added to the PC to determine the target address of the next instruction in the case of a valid condition. Earlier ISAs would instead specify the "absolute" target address.

What are the advantages of "relative" vs "absolute"?

- Does not implicitly limit the address space
- Requires fewer instruction bits, supports the most common cases
- Allows for "relocatable" code



A simple Program

```
        addi    x7, x0, 11      # x7 is 10 + 1
        addi    x5, x0, 0       # x5 is i
        addi    x6, x0, 0       # x6 is sum
loop:    add     x6, x6, x5      # sum = sum + i
        addi    x5, x5, 1       # i++
        blt     x5, x7, loop
halt:    beq     x0, x0, halt
```

A simple Program


```
        addi    x7, x0, 11      # x7 is 10 + 1
        addi    x5, x0, 0       # x5 is i
        addi    x6, x0, 0       # x6 is sum
loop:    add     x6, x6, x5      # sum = sum + i
        addi    x5, x5, 1       # i++
        blt     x5, x7, loop
halt:    beq     x0, x0, halt
```

Assembly code for
sum = 0;
for (i = 0; i <= 10; i++)
sum = sum + i;

Jumping long distances

JAL: move the PC and record where to come back to!

There are two more instructions for jumping long distances. Both are "unconditional", meaning that the branch is always taken, but they have another interesting feature



JAL: jump and link

Syntax:

`jal rd,imm20`



jalr can be used to jump to an absolute location by first loading the address into a register

Description:

$\text{Reg[d]} \leftarrow \text{PC} + 4$

$\text{PC} \leftarrow \text{PC} + \text{sign_extended}(\text{imm20})$


The link step (saving PC + 4 in a register) is how we can support fn call returns

Write the address of the following instruction, PC + 4, into Reg[d], then jump to the instruction that is found by adding the current PC to the signed immediate offset. In practice this is usually specified by a label.

Jumping long distances

JALR: jump anywhere by computing addr in register first.

There are two more instructions for jumping long distances. Both are "unconditional", meaning that the branch is always taken, but they have another interesting feature



JALR: jump and link register

Syntax: `jalr rd,imm12(rs)`
`jalr rd,(rs)`

Description:


$\text{Reg}[d] \leftarrow \text{PC} + 4$

$\text{PC} \leftarrow \text{Reg}[s] + \text{sign_extended}(\text{imm12})$

Jump to the instruction given by the contents of $\text{Reg}[s]$, and save the location of the next instruction in $\text{Reg}[s]$.


Why store PC + 4?

These long-distance "jump" instructions also save the address of the following instruction in a register specified by **Rd**. Often, this register will be x0, and therefore is ignored. But in other cases it is useful to get back to where we jumped from.



Missing Math instructions

The RISC-V ISA includes integer multiplication and division as an extension to the RV32I minimal ISA called RV32M. This is because multiply and divide require significant additional H/W. These instructions can always be emulated, and cost is a consideration for embedded systems. Our miniRISCV simulator includes a subset of RV32M, the subset necessary to implement C.



Multiply

MUL: multiply registers

Syntax: **mul** *rd,rs,rt*

Encoding: **0000 001t tttt ssss s000 dddd d011 0011**

Description:

$\text{Reg}[d] \leftarrow \text{Reg}[s] * \text{Reg}[t]$

Multiply the contents of *Reg[s]* and *Reg[t]*, and place the lower 32-bits of the product in *Reg[d]*. **Overflows are ignored**. MUL is binary and semantically compliant with the RV32M mul instruction.

Example: **mul x5, x6, x7**

Encoded as: 0x027302B3

Divide

DIV: divide registers

Syntax: **div *rd,rs,rt***

Encoding: **0000 001*t* *tttt* *ssss* *s*100 *dddd* *d*011 0011**

Description:

$\text{Reg}[d] \leftarrow \text{Reg}[s] / \text{Reg}[t]$

Divide the contents of *Reg[s]* by *Reg[t]*, and place the quotient in *Reg[d]*. **A divisor of 0 does not generate an overflow**, and the destination register *rd* is set to all ones. DIV is binary and semantically compliant with the RV32M div instruction.

Example: **div x7,x5,x6 # Encoded as: 0x0262C3B3**

Remainder

REM: remainder of a register quotient

Syntax: **rem *rd,rs,rt***

Encoding: **0000 001*t* *tttt* *ssss* *s*110 *dddd* *d*011 0011**

Description:

$\text{Reg}[d] \leftarrow \text{Reg}[s] \% \text{Reg}[t]$

Divide the contents of *Reg[s]* by *Reg[t]*, and place the remainder in *Reg[d]*. A divisor of 0 does not generate an overflow and the contents of the destination register *rd* is set to the dividend, *Reg[s]*. REM is binary and semantically compliant with the RV32M rem instruction.


Example: **rem x7,x5,x6** **# Encoded as: 0x0262E3B3**

Another instruction: AUIPC

PC-relative branch + jump instructions allow for relocatable code.
However, what about relocatable “data”?

Ex: you might want to place a data structure in a code section and be able to relocate it without the need for keeping track of the absolute addresses.

RISCV fixes this problem with a PC-relative **lui-like** instruction called **auipc**



auipc x10, next # encoded as 0x00000517

AUIPC details

AUIPC: Add Upper Immediate to PC

Syntax: ***auipc rd,imm20***

Encoding: ***iiii iiiiii iiiiii dddd d011 0011***

Description:

$\text{Reg}[d] \leftarrow \text{PC} + \text{sign_extend}(\text{imm20} \ll 12)$

Adds the sign-extended 20-bit immediate value, left-shifted by 12 bits, to the program counter, and writes the result to Reg[d].

Example: ***auipc x31,1024***

Encoded as: ***0x00400F97***

This instruction gives you a PC-relative base address. Once you have it in a register (rd), you can use a load instruction with it to read memory

Also, the combination of an ***auipc*** instruction and a ***jalc*** can transfer control (jump) to any memory location. Both branch and jump instructions have limited ranges.

Load/Store offsets are only 12 bits, we can't encode large addresses directly. AUIPC shifts a 20 bit immediate by 12 to get the upper 20 bits of an address near our target.


AUIPC + load offset = full 32 bit address computation

Branch, Jump, lui and auipc

Branches add a 12-bit “sign-extended” immediate value (multiplied by 2) to the current PC if taken.

Jumps always add a 20-bit sign-extended immediate value and support saving PC+4.

We also need to be able to compute the PC-relative offsets used by the AUIPC instruction, and large immediates of LUI and store them into the register file.





THE APPLICATION BINARY INTERFACE (ABI) AND PROCEDURE CALLS!

The Beauty and Power of Procedures

- Reusable code fragments (modular design)

```
clear_screen();  
// code to draw a bunch of lines  
clear_screen();  
...
```

- Parameterized procedures (variable behaviors)

```
line(x1,y1,x2,y2,color);  
line(x2,y2,x3,y3,color);  
...
```

```
for (int i = 0; i < N-1; i++)  
    line(x[i],y[i],x[i+1],y[i+1],color);  
line(x[i],y[i],x[0],y[0],color);
```

- Functions (procedures that return values)

```
xMax = max(max(x1,x2),x3);  
yMax = max(max(y1,y2),y3);
```

More Procedure Power

Global vs. Local scope (Name Independence)

```
int x = 9;
```

```
int fee(int x) {  
    return x+x-1;  
}
```

```
int foo(int i) {  
    int x = 0;  
    while (i > 0) {  
        x = x + fee(i);  
        i = i - 1;  
    }  
    return x;  
}
```

```
main() {  
    fee(foo(x));  
}
```

These are different
“x”s



This is yet another “x”



That “fee()” seems odd to me?
And, foo()’s a little square.




How do we
keep track of
all these
variables?



Functions and procedure Calls

Functions and procedures are essential components of code reuse. They also allow code to be organized into modules. A key components of procedures are they:

- can be called from anywhere by a caller, and, when finished, they return back to where they were called from
- can have their own local variables
- clean up behind themselves, they avoid creating unintended side-effects
- can call themselves to implement Recursive methods/functions




Supporting procedure Calls

Reusable code also requires agreed upon conventions, such as where a caller's arguments can be found by the callee. These are actually not part of the ISA, *they are part of a standard called the processor's "Application Binary Interface" or ABI.*

Basics of procedure calling:

1. Put parameters where the called procedure can find them
2. Transfer control to the procedure
3. Acquire the needed storage for procedure variables
4. Perform the expected calculation
5. Put the result where the caller can find them
6. Return control to the point just after where it was called



Register use conventions

By convention, the RISC-V registers are assigned to specific uses and names used in the ABI. These are supported by the assembler, and high-level languages.

We'll use these names increasingly.

Why have such conventions?

Prevents functions from accidentally overwriting each other's values

Allows independently compiled code to co-execute correctly!

Separately written fns can safely share CPU without corrupting each other's data

x0/zero (always zero)
x1/ra (return address)
x2/sp (stack pointer)
x3/gp (global pointer)
x4/tp (thread pointer)
x5/t0 (temporary)
x6/t1 (temporary)
x7/t2 (temporary)
x8/fp (frame pointer)
x9/s1 (saved)
x10/a0 (argument/return value 1)
x11/a1 (argument/return value 2)
x12/a2 (argument)
x13/a3 (argument)
x14/a4 (argument)
x15/a5 (argument)


x16/a6 (argument)
x17/a7 (argument)
x18/s2 (saved)
x19/s3 (saved)
x20/s4 (saved)
x21/s5 (saved)
x22 (saved)
x23 (saved)
x24 (saved)
x25 (saved)
x26 (saved)
x27 (saved)
x28 (temporary)
x29 (temporary)
x30 (temporary)
x31 (temporary)

RISC-V Stack Convention

CONVENTIONS:

- Assign a register as the Stack Pointer ($sp = x2$).
- Stack grows **DOWN** (towards lower addresses) on *pushes* and *allocates*
- sp points to the last or **TOP** *used* location.
- Stack is placed far away from the program and its data.

These conventions for allocating variables when calling fns → part of the ABI



Stack Management Policies

ALLOCATE k: reserve k WORDS of stack
 $SP = SP - 4 * k$

```
addi  sp,sp,-4*k
```

DEALLOCATE k: release k WORDS of stack
 $SP = SP + 4 * k$

```
addi  sp,sp,4*k
```

PUSH x: push Reg[x] onto stack
 $Mem[SP - 4] = Rx$
 $SP = SP - 4$

```
addi  sp,sp,-4  
sw    rx,(sp)
```

POP x: pop the top of the stack into Reg[x]
 $Rx = Mem[SP]$
 $SP = SP + 4$

```
lw    rx,(sp)  
addi  sp,sp,4
```

Basics of Procedure Calling

```
int x = 35;
int y = 55;
int z;

void main() {
    z = gcd(x, y);
}

int gcd(a,b) {
    while (a != b) {
        if (a > b) {
            a = a - b;
        } else {
            b = b - a;
        }
    }
    return a;
}
```

Basics of Procedure Calling

```
int x = 35;
int y = 55;
int z;

void main() {
    z = gcd(x, y);
}


int gcd(a,b) {
    while (a != b) {
        if (a > b) {
            a = a - b;
        } else {
            b = b - a;
        }
    }
    return a;
}
```

```
main:    lw    a0,x
         lw    a1,y
         jal   ra,gcd
         sw    a0,z

*halt:   j     halt

x:       .word 35
y:       .word 55
z:       .word 0

gcd:     beq    a0,a1,return
         blt    a0,a1,else
         sub    a0,a0,a1
         beq    x0,x0,gcd
else:    sub    a1,a1,a0
         beq    x0,x0,gcd
return:  jalr   zero,(ra)
```



That was a little too easy...

```
int x = 5;
int y;

void main() {
    y = fact(x);
}

int fact(x) {
    if (x <= 1)
        return x;
    else
        return x*fact(x-1);
}
```

```
main:    lw    a0,x
         jal   ra,fact
         sw    a0,y
*halt:   j     halt

x:       .word  2
y:       .word  0

fact:    addi   t0,x0,1
         bge    t0,a0,return
         addi   t0,x0,a0
         addi   a0,a0,-1
         jal    ra,fact
         mul    a0,a0,t0
return:  jalr   x0,ra
```



This time, things are really messed up.

The recursive call to fact() overwrites the saved value of x in t0.

To make a bad thing worse, the ra is also overwritten.

I knew there was a reason that I avoid recursion.

Incorporating A Stack

```
int sqr(int x) {  
    if (x > 1)  
        x = sqr(x-1)+x+x-1;  
    return x;  
}
```

```
main()  
{  
    sqr(10);  
}
```



```
sqr:      addi    sp,sp,-8  
          sw      ra,4(sp)  
          sw      s0,0(sp)  
          slti    t0,a0,2  
          bne     t0,x0,return  
          add     s0,x0,a0  
          addi    a0,a0,-1  
          jal     ra,sqr  
          add     a0,a0,s0  
          add     a0,a0,s0  
          addi    a0,a0,-1  
return:   lw      s0,0(sp)  
          lw      ra,4(sp)  
          addi    sp,sp,8  
          jalr    x0,ra
```

function
prologue

function
epilogue

```
main:     addi    sp,sp,-4  
          sw      ra,(sp)  
          addi    a0,x0,10  
          jal     ra,sqr  
          lw      ra,(sp)  
          addi    sp,sp,4  
          jalr    x0,ra
```

Every call pushes a frame (prologue) and pops it (epilogue), so nested/recursive calls don't overwrite each other's saved ra or saved registers

The RISC-V was designed so every instruction keeps the same few fields (opcode, rs1, rs2, rd) in the same positions, and the immediates have to bend around that fixed layout.

FUN IMMEDIATE ENCODING DETAILS 😊


The immediates are complicated/confusing in some cases b/c RISC-V prioritizes a consistent instruction layout over simple immediate encoding! (design tradeoff...)

Immediate Encodings

Many RISC-V instructions encode a constant value as part of the instruction. Unlike other ISAs, the encoding of constants is not uniform. The I-type instructions encode their immediate operand as follows:

Examples:

- addi lb
- andi lbu
- ori lh
- slti lhu
- sltui lw
- xori



Immediate Encodings

Many RISC-V instructions encode a constant value as part of the instruction. Unlike other ISAs, the encoding of constants is not uniform. The I-type instructions encode their immediate operand as follows:


Examples:

`slli`

`srli`

`srai`


I-type:



But there are exceptions!

LUI's Immediate Value

The immediate-field encoding of `lui` and `auipc` also seems straightforward, but, the immediate values might not be what you expect due to the sign-extension of its companion `addi` instruction.




Examples:
`lui`
`auipc`

if bit 11 of the large constant is set, then you add 1 to the LUI/AUIPC immediate value.



Immediate Offsets for Stores

RISC-V store instructions include an offset, but it is not encoded in an obvious way. Note that there is no need for a rd register in a store, but both rs1 and rs2 are needed if the encodings are used consistently.



Examples:


sb
sh
sw

The assembler will take care of filling in the immediate fields, of the instruction. It has some impact on the H/W design



Immediate Offsets for Branches

The offsets of RISC-V branch instructions use the same format as a stores, but the *offset encoding* is non-obvious. Again, there is no need for a rd register; only rs1 and rs2 are used. Branch offsets can only be even. In fact, all instructions must be aligned to half-word boundaries.



Crazy Jump offsets

The offsets of RISC-V jump instructions use the same U-format as `lui/auipc`, but the **offset encoding** is even stranger. Jump offsets, like branch offsets can only be even.

