



2<sup>n</sup>-1

0

Program P's

VAS





Virtual Memory

Key problem: How can one support programs that require more memory than is physically available? > How can we support programs that do not use all of their memory at once?

Memory is a "large" virtual address space of 2<sup>n</sup> bytes
 Only portions of VAS are in physical memory at any one time (increase memory utilization).

Determining how many processes can be in memory at one time

 Where to place programs in physical memory Replacement strategies
 what to do when there exist more processes than can fit in memory
 Load control strategies


Hide physical size of memory from users


Concept


Issues


> Placement strategies


| Questions  |   |
|--|---|
| <ul> <li>The offset is the same in a virtual address and a physical address.</li> <li>A. True</li> <li>B. False</li> <li>If your level 1 data cache is equal to or smaller than 2number of page offset bits then address translation is not necessary for indexing the data cache.</li> <li>A. True</li> <li>B. False</li> </ul> |   |
|  | 6 |

































## Page Registers How does a virtual address become a physical address? • CPU generates virtual addresses, where is the physical page? > Hash the virtual address > Must deal with conflicts • TLB caches recent translations, so page lookup can take several steps > Hash the address > Check the tag of the entry > Possibly rehash/traverse list of conflicting entries • TLB is limited in size > Difficult to make large and accessible in a single cycle. > They consume a lot of power (27% of on-chip for StrongARM)



| Searching Hahed Page Tables<br>Using Hash Tables  | Searching Hashed Page Tables<br>Using Hash Tables (Cont' d.)  |  |  |
|---|---|--|--|
| <ul> <li>Page registers are placed in an array</li> <li>Page <i>i</i> is placed in slot <i>f(i) where f</i> is an agreed-upon hash function</li> </ul>  | <ul> <li>Minor complication         <ul> <li>Since the number of pages is usually larger than the number of slots in a hash table, two or more items <i>may</i> hash to the same location</li> <li>Two different entries that map to same location are said to collide</li> </ul> </li> </ul> |  |  |
| <ul> <li>To lookup page <i>i</i>, perform the following:</li> <li>Compute <i>f(i)</i> and use it as an index into the table of page registers</li> <li>Extract the corresponding page register</li> <li>Check if the register tag contains <i>i</i>, if so, we have a hit</li> <li>Otherwise, we have a miss</li> </ul> | <ul> <li>Many standard techniques for dealing with collisions</li> <li>&gt; Use a linked list of items that hash to a particular table entry</li> <li>&gt; Rehash index until the key is found or an empty table entry is reached (open hashing)</li> </ul>                                   |  |  |

|   | estions   |
|---|---|
| • | Why use hashed/inverted page tables?  |
|   | A. Forward mapped page tables are too slow.   |
|   | B. Forward mapped page tables don't scale to larger virtual<br>address spaces.                                |
|   | C. Inverted pages tables have a simpler lookup algorithm, so<br>the hardware that implements them is simpler. |
|   | D. Inverted page tables allow a virtual page to be anywhere<br>in physical memory.                            |
|   |   |
|   |   |
|   |   |
|   |   |

